boards: stm32f412g_disco: Enable qspi-nor flash
The qspi-nor flash is enabled. Can be tested with e.g. drivers/spi_flash sample Missing documentation of support of SPI and I2C added Signed-off-by: Kim Bøndergaard <kim.boendergaard@escoglobal.com>
This commit is contained in:
parent
68d9ac1c6f
commit
c7adbf29c6
2 changed files with 23 additions and 0 deletions
|
@ -95,6 +95,12 @@ The Zephyr stm32f412g_disco board configuration supports the following hardware
|
|||
+-----------+------------+-------------------------------------+
|
||||
| GPIO | on-chip | gpio |
|
||||
+-----------+------------+-------------------------------------+
|
||||
| I2C | on-chip | i2c |
|
||||
+-----------+------------+-------------------------------------+
|
||||
| SPI | on-chip | spi |
|
||||
+-----------+------------+-------------------------------------+
|
||||
| QSPI NOR | on-chip | off-chip flash |
|
||||
+-----------+------------+-------------------------------------+
|
||||
|
||||
Other hardware features are not yet supported on Zephyr porting.
|
||||
|
||||
|
|
|
@ -123,3 +123,20 @@
|
|||
&rtc {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&quadspi {
|
||||
pinctrl-0 = <&quadspi_clk_pb2 &quadspi_bk1_ncs_pg6
|
||||
&quadspi_bk1_io0_pf8 &quadspi_bk1_io1_pf9
|
||||
&quadspi_bk1_io2_pf7 &quadspi_bk1_io3_pf6>;
|
||||
|
||||
status = "okay";
|
||||
|
||||
n25q128a1: qspi-nor-flash@0 {
|
||||
compatible = "st,stm32-qspi-nor";
|
||||
label = "N25Q128A1";
|
||||
reg = <0>;
|
||||
qspi-max-frequency = <72000000>;
|
||||
size = <DT_SIZE_M(16*8)>;
|
||||
status = "okay";
|
||||
};
|
||||
};
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue