michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers: hci: stm32wb: Use clock_control driver for clock configuration

Browse source 
Instead of relying on STM32Cube API, use clock_control framework
for clock configuration inside this driver.

Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
This commit is contained in:
Erwan Gouriou 2022-12-14 17:25:22 +01:00 • committed by Carles Cufí
commit c5ab922f50
1 changed files with 26 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

34
drivers/bluetooth/hci/ipm_stm32wb.c
View file

@ -1,11 +1,12 @@
/* ipm_stm32wb.c - HCI driver for stm32wb shared ram */ /* ipm_stm32wb.c - HCI driver for stm32wb shared ram */
/* /*
* Copyright (c) 2019 Linaro Ltd. * Copyright (c) 2019-2022 Linaro Ltd.
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
*/ */
#define DT_DRV_COMPAT st_stm32wb_rf
#include <zephyr/init.h> #include <zephyr/init.h>
#include <zephyr/sys/util.h> #include <zephyr/sys/util.h>
@ -20,6 +21,8 @@
#include "shci.h" #include "shci.h"
#include "shci_tl.h" #include "shci_tl.h"
static const struct stm32_pclken clk_cfg[] = STM32_DT_CLOCKS(DT_NODELABEL(ble_rf));
#define POOL_SIZE (CFG_TLBLE_EVT_QUEUE_LENGTH * 4 * \ #define POOL_SIZE (CFG_TLBLE_EVT_QUEUE_LENGTH * 4 * \
DIVC((sizeof(TL_PacketHeader_t) + TL_BLE_EVENT_FRAME_SIZE), 4)) DIVC((sizeof(TL_PacketHeader_t) + TL_BLE_EVENT_FRAME_SIZE), 4))
@ -82,7 +85,7 @@ static struct k_thread ipm_rx_thread_data;
static bool c2_started_flag; static bool c2_started_flag;
static void stm32wb_start_ble(void) static void stm32wb_start_ble(uint32_t rf_clock)
{ {
SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet = { SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet = {
{ { 0, 0, 0 } }, /**< Header unused */ { { 0, 0, 0 } }, /**< Header unused */
@ -98,7 +101,7 @@ static void stm32wb_start_ble(void)
CFG_BLE_MAX_ATT_MTU, CFG_BLE_MAX_ATT_MTU,
CFG_BLE_SLAVE_SCA, CFG_BLE_SLAVE_SCA,
CFG_BLE_MASTER_SCA, CFG_BLE_MASTER_SCA,
CFG_BLE_LSE_SOURCE, (rf_clock == STM32_SRC_LSE) ? CFG_BLE_LSE_SOURCE : 0,
CFG_BLE_MAX_CONN_EVENT_LENGTH, CFG_BLE_MAX_CONN_EVENT_LENGTH,
CFG_BLE_HSE_STARTUP_TIME, CFG_BLE_HSE_STARTUP_TIME,
CFG_BLE_VITERBI_MODE, CFG_BLE_VITERBI_MODE,
@ -482,8 +485,20 @@ static int bt_ipm_ble_init(void)
static int c2_reset(void) static int c2_reset(void)
{ {
/* Select wakeup source of BLE RF */ const struct device *const clk = DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE);
LL_RCC_SetRFWKPClockSource(LL_RCC_RFWKP_CLKSOURCE_LSE); int err;
if (!device_is_ready(clk)) {
LOG_ERR("clock control device not ready");
return -ENODEV;
}
err = clock_control_configure(clk, (clock_control_subsys_t) &clk_cfg[1],
NULL);
if (err < 0) {
LOG_ERR("Could not configure RF Wake up clock");
return err;
}
/* HSI48 clock and CLK48 clock source are enabled using the device tree */ /* HSI48 clock and CLK48 clock source are enabled using the device tree */
#if !STM32_HSI48_ENABLED #if !STM32_HSI48_ENABLED
@ -496,8 +511,11 @@ static int c2_reset(void)
#endif /* !STM32_HSI48_ENABLED */ #endif /* !STM32_HSI48_ENABLED */
/* Reset IPCC */ err = clock_control_on(clk, (clock_control_subsys_t) &clk_cfg[0]);
LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC); if (err < 0) {
LOG_ERR("Could not enable IPCC clock");
return err;
}
/* Take BLE out of reset */ /* Take BLE out of reset */
ipcc_reset(); ipcc_reset();
@ -510,7 +528,7 @@ static int c2_reset(void)
} }
LOG_DBG("C2 unlocked"); LOG_DBG("C2 unlocked");
stm32wb_start_ble(); stm32wb_start_ble(clk_cfg[1].bus);
c2_started_flag = true; c2_started_flag = true;