soc: microchip: mec*: remove redundant PINCTRL/GPIO defconfigs
These options must be selected by drivers that use the associated APIs. Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
This commit is contained in:
parent
4f6de0169c
commit
c4c53f87fe
9 changed files with 0 additions and 102 deletions
|
@ -1,16 +0,0 @@
|
|||
# Copyright (c) 2024 Microchip Technology Inc.
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
# Microchip MEC1743QLJ MCU using MEC5 HAL
|
||||
# Q = 480KB total SRAM
|
||||
# LJ = 176 pin package
|
||||
|
||||
if SOC_MEC1743_QLJ
|
||||
|
||||
config GPIO
|
||||
default y
|
||||
|
||||
config PINCTRL
|
||||
default y
|
||||
|
||||
endif # SOC_MEC1743_QLJ
|
|
@ -1,16 +0,0 @@
|
|||
# Copyright (c) 2024 Microchip Technology Inc.
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
# Microchip MEC1743QSZ MCU using MEC5 HAL
|
||||
# Q = 480KB total SRAM
|
||||
# SZ = 144 pin package
|
||||
|
||||
if SOC_MEC1743_QSZ
|
||||
|
||||
config GPIO
|
||||
default y
|
||||
|
||||
config PINCTRL
|
||||
default y
|
||||
|
||||
endif # SOC_MEC1743_QSZ
|
|
@ -11,8 +11,6 @@ config NUM_IRQS
|
|||
# All NVIC external sources.
|
||||
default 194
|
||||
|
||||
rsource "Kconfig.defconfig.mec174*"
|
||||
|
||||
config CORTEX_M_SYSTICK
|
||||
depends on !RTOS_TIMER
|
||||
|
||||
|
|
|
@ -1,16 +0,0 @@
|
|||
# Copyright (c) 2024 Microchip Technology Inc.
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
# Microchip MEC1753QLJ MCU using MEC5 HAL
|
||||
# Q = 480KB total SRAM
|
||||
# LJ = 176 pin package
|
||||
|
||||
if SOC_MEC1753_QLJ
|
||||
|
||||
config GPIO
|
||||
default y
|
||||
|
||||
config PINCTRL
|
||||
default y
|
||||
|
||||
endif # SOC_MEC1753_QLJ
|
|
@ -1,16 +0,0 @@
|
|||
# Copyright (c) 2024 Microchip Technology Inc.
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
# Microchip MEC1743QSZ MCU using MEC5 HAL
|
||||
# Q = 480KB total SRAM
|
||||
# SZ = 144 pin package
|
||||
|
||||
if SOC_MEC1743_QSZ
|
||||
|
||||
config GPIO
|
||||
default y
|
||||
|
||||
config PINCTRL
|
||||
default y
|
||||
|
||||
endif # SOC_MEC1743_QSZ
|
|
@ -11,8 +11,6 @@ config NUM_IRQS
|
|||
# All NVIC external sources.
|
||||
default 198
|
||||
|
||||
rsource "Kconfig.defconfig.mec175*"
|
||||
|
||||
config CORTEX_M_SYSTICK
|
||||
depends on !RTOS_TIMER
|
||||
|
||||
|
|
|
@ -1,16 +0,0 @@
|
|||
# Copyright (c) 2024 Microchip Technology Inc.
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
# Microchip MECH1723N-LJ MCU using MEC5 HAL
|
||||
# N = 416KB total SRAM
|
||||
# LJ = 176 pin package
|
||||
|
||||
if SOC_MECH1723_NLJ
|
||||
|
||||
config GPIO
|
||||
default y
|
||||
|
||||
config PINCTRL
|
||||
default y
|
||||
|
||||
endif # SOC_MECH1723_NLJ
|
|
@ -1,16 +0,0 @@
|
|||
# Copyright (c) 2024 Microchip Technology Inc.
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
# Microchip MECH1723N-SZ MCU using MEC5 HAL
|
||||
# N = 416KB total SRAM
|
||||
# SZ = 144 pin package
|
||||
|
||||
if SOC_MECH1723_NSZ
|
||||
|
||||
config GPIO
|
||||
default y
|
||||
|
||||
config PINCTRL
|
||||
default y
|
||||
|
||||
endif # SOC_MECH1723_NSZ
|
|
@ -11,8 +11,6 @@ config NUM_IRQS
|
|||
# All NVIC external sources.
|
||||
default 181
|
||||
|
||||
rsource "Kconfig.defconfig.mech172*"
|
||||
|
||||
config CORTEX_M_SYSTICK
|
||||
depends on !RTOS_TIMER
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue