michaelh/zephyr
1
0
Fork 0
Code Releases Activity

tests/drivers/clock_control: stm32u5: Rename to _core

Browse source 
Rename stm32u5 test to stm32u5_core before addition
of stm32u5_devices.

Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
This commit is contained in:
Erwan Gouriou 2022-03-01 15:40:31 +01:00 • committed by Maureen Helm
commit c3cffecd22
12 changed files with 0 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/CMakeLists.txt → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/CMakeLists.txt
View file

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/boards/clear_clocks.overlay → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/boards/clear_clocks.overlay
View file

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/boards/msis_24.overlay → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/boards/msis_24.overlay
View file

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/boards/msis_48.overlay → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/boards/msis_48.overlay
View file

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/boards/pll_hse_160.overlay → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/boards/pll_hse_160.overlay
View file

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/boards/pll_hsi_160.overlay → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/boards/pll_hsi_160.overlay
View file

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/boards/pll_hsi_40.overlay → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/boards/pll_hsi_40.overlay
View file

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/boards/pll_msis_160.overlay → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/boards/pll_msis_160.overlay
View file

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/boards/pll_msis_80.overlay → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/boards/pll_msis_80.overlay
View file

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/prj.conf → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/prj.conf
View file

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/src/test_stm32_clock_configuration.c → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/src/test_stm32_clock_configuration.c
View file

0
tests/drivers/clock_control/stm32_clock_configuration/stm32u5/testcase.yaml → tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/testcase.yaml
View file