adc: Cleanup main Kconfig
This patch addresses the following issues: * Aligns the Kconfig code style with Zephyr projects requirements. * Removes redundant "depends on" from Kconfig. Change-Id: I46a156581cdf79d0ba8f0030ce7b595469db1bcb Signed-off-by: Vincenzo Frascino <vincenzo.frascino@linaro.org>
This commit is contained in:
Vincenzo Frascino
Kumar Gala
parent
add1b55dca
commit
c3b54339da
1 changed files with 56 additions and 66 deletions
|
|
@ -24,7 +24,7 @@ menuconfig ADC
|
|||
prompt "ADC drivers"
|
||||
default n
|
||||
help
|
||||
Enable ADC (Analog to Digital Converter) driver configuration
|
||||
Enable ADC (Analog to Digital Converter) driver configuration
|
||||
|
||||
config SYS_LOG_ADC_LEVEL
|
||||
int
|
||||
|
|
@ -34,19 +34,19 @@ config SYS_LOG_ADC_LEVEL
|
|||
range 0 4
|
||||
help
|
||||
|
||||
Sets log level for ADC driver.
|
||||
Sets log level for ADC driver.
|
||||
|
||||
Levels are:
|
||||
Levels are:
|
||||
|
||||
- 0 OFF, do not write
|
||||
- 0 OFF, do not write
|
||||
|
||||
- 1 ERROR, only write SYS_LOG_ERR
|
||||
- 1 ERROR, only write SYS_LOG_ERR
|
||||
|
||||
- 2 WARNING, write SYS_LOG_WRN in adition to previous level
|
||||
- 2 WARNING, write SYS_LOG_WRN in adition to previous level
|
||||
|
||||
- 3 INFO, write SYS_LOG_INF in adition to previous levels
|
||||
- 3 INFO, write SYS_LOG_INF in adition to previous levels
|
||||
|
||||
- 4 DEBUG, write SYS_LOG_DBG in adition to previous levels
|
||||
- 4 DEBUG, write SYS_LOG_DBG in adition to previous levels
|
||||
|
||||
config ADC_INIT_PRIORITY
|
||||
int
|
||||
|
|
@ -80,31 +80,27 @@ if ADC_TI_ADC108S102
|
|||
|
||||
config ADC_TI_ADC108S102_SPI_PORT_NAME
|
||||
string "Master SPI port name"
|
||||
depends on ADC_TI_ADC108S102
|
||||
default ""
|
||||
help
|
||||
Master SPI port name through which adc108s102 chip is accessed.
|
||||
Master SPI port name through which adc108s102 chip is accessed.
|
||||
|
||||
config ADC_TI_ADC108S102_SPI_CONFIGURATION
|
||||
hex "Master SPI port configuration"
|
||||
depends on ADC_TI_ADC108S102
|
||||
default 0x0
|
||||
help
|
||||
Master SPI port configuration flags used to access adc108s102 chip.
|
||||
Master SPI port configuration flags used to access adc108s102 chip.
|
||||
|
||||
config ADC_TI_ADC108S102_SPI_MAX_FREQ
|
||||
hex "Master SPI port max frequency"
|
||||
depends on ADC_TI_ADC108S102
|
||||
default 0x0
|
||||
help
|
||||
Master SPI port maximum frequency used to access adc108s102 chip.
|
||||
Master SPI port maximum frequency used to access adc108s102 chip.
|
||||
|
||||
config ADC_TI_ADC108S102_SPI_SLAVE
|
||||
int "SPI slave slot"
|
||||
depends on ADC_TI_ADC108S102
|
||||
default 0
|
||||
help
|
||||
adc108s102 chip's SPI slave number on master SPI port.
|
||||
adc108s102 chip's SPI slave number on master SPI port.
|
||||
|
||||
endif # ADC_TI_ADC108S102
|
||||
|
||||
|
|
@ -113,7 +109,7 @@ menuconfig ADC_DW
|
|||
depends on ADC && ARC
|
||||
default n
|
||||
help
|
||||
Enable the driver implementation of the Designware ADC IP.
|
||||
Enable the driver implementation of the Designware ADC IP.
|
||||
|
||||
if ADC_DW
|
||||
|
||||
|
|
@ -121,29 +117,26 @@ if ADC_DW
|
|||
config ADC_DW_CALIBRATION
|
||||
bool "Enable Calibration"
|
||||
default y
|
||||
depends on ADC_DW
|
||||
help
|
||||
Enables ADC to run with a calibrated output at the
|
||||
expense of execution speed when exiting low power states.
|
||||
If disabled, the ADC will require the application/system-integrator
|
||||
to provide a calibration method.
|
||||
Enables ADC to run with a calibrated output at the
|
||||
expense of execution speed when exiting low power states.
|
||||
If disabled, the ADC will require the application/system-integrator
|
||||
to provide a calibration method.
|
||||
|
||||
config ADC_DW_DUMMY_CONVERSION
|
||||
bool "Enable dummy conversion"
|
||||
default y
|
||||
depends on ADC_DW
|
||||
help
|
||||
After awaking from low power state a dummy
|
||||
conversion must be performed and discarded.
|
||||
If disabled the user will have to discard the first
|
||||
sample after a resume from a low power state.
|
||||
After awaking from low power state a dummy
|
||||
conversion must be performed and discarded.
|
||||
If disabled the user will have to discard the first
|
||||
sample after a resume from a low power state.
|
||||
|
||||
choice
|
||||
prompt "Output Mode"
|
||||
default ADC_DW_SERIAL
|
||||
depends on ADC_DW
|
||||
help
|
||||
ADC output mode: parallel or serial.
|
||||
ADC output mode: parallel or serial.
|
||||
|
||||
config ADC_DW_SERIAL
|
||||
bool "Serial"
|
||||
|
|
@ -156,9 +149,8 @@ endchoice
|
|||
choice
|
||||
prompt "Sequence Mode"
|
||||
default ADC_DW_SINGLESHOT
|
||||
depends on ADC_DW
|
||||
help
|
||||
ADC sequence mode - single run/repetitive
|
||||
ADC sequence mode - single run/repetitive
|
||||
|
||||
config ADC_DW_SINGLESHOT
|
||||
bool "Single Ended"
|
||||
|
|
@ -171,10 +163,9 @@ endchoice
|
|||
choice
|
||||
prompt "Capture Mode"
|
||||
default ADC_DW_RISING_EDGE
|
||||
depends on ADC_DW
|
||||
help
|
||||
ADC controller capture mode:
|
||||
by rising or falling edge of adc_clk
|
||||
ADC controller capture mode:
|
||||
by rising or falling edge of adc_clk
|
||||
|
||||
config ADC_DW_RISING_EDGE
|
||||
bool "Rising Edge"
|
||||
|
|
@ -186,48 +177,47 @@ endchoice
|
|||
|
||||
config ADC_DW_SAMPLE_WIDTH
|
||||
int "Sample Width"
|
||||
depends on ADC_DW
|
||||
default 31
|
||||
help
|
||||
Defines ADC device data sample width (resolution):
|
||||
Defines ADC device data sample width (resolution):
|
||||
|
||||
- 0 = 6 bits resolution
|
||||
- 0 = 6 bits resolution
|
||||
|
||||
- 1 = 8 bits resolution
|
||||
- 1 = 8 bits resolution
|
||||
|
||||
- 2 = 10 bits resolution
|
||||
- 2 = 10 bits resolution
|
||||
|
||||
- 3 = 12 bits resolution
|
||||
- 3 = 12 bits resolution
|
||||
|
||||
config ADC_DW_SERIAL_DELAY
|
||||
int "Serial Delay"
|
||||
default 1
|
||||
help
|
||||
Number of ADC clock ticks that the first bit of
|
||||
the serial output is delayed after the conversion
|
||||
has started.
|
||||
Number of ADC clock ticks that the first bit of
|
||||
the serial output is delayed after the conversion
|
||||
has started.
|
||||
|
||||
config ADC_DW_CLOCK_RATIO
|
||||
int "Clock Ratio"
|
||||
default 1024
|
||||
help
|
||||
ADC Clock Ratio
|
||||
ADC Clock Ratio
|
||||
|
||||
endif
|
||||
endif # ADC_DW
|
||||
|
||||
menuconfig ADC_QMSI
|
||||
bool "QMSI ADC Driver"
|
||||
depends on QMSI && ADC
|
||||
default n
|
||||
help
|
||||
Enable the driver implementation of the QMSI ADC IP.
|
||||
Enable the driver implementation of the QMSI ADC IP.
|
||||
|
||||
menuconfig ADC_QMSI_SS
|
||||
bool "QMSI ADC Driver for the Sensor Subsystem"
|
||||
depends on QMSI && ADC
|
||||
default n
|
||||
help
|
||||
Enable the driver implementation of the QMSI ADC IP.
|
||||
Enable the driver implementation of the QMSI ADC IP.
|
||||
|
||||
if ADC_QMSI || ADC_QMSI_SS
|
||||
|
||||
|
|
@ -235,7 +225,7 @@ choice
|
|||
prompt "Capturing Mode"
|
||||
default ADC_QMSI_INTERRUPT
|
||||
help
|
||||
ADC sample capture mode - interrupt mode/polling mode
|
||||
ADC sample capture mode - interrupt mode/polling mode
|
||||
|
||||
config ADC_QMSI_POLL
|
||||
bool "Polling samples"
|
||||
|
|
@ -249,39 +239,39 @@ config ADC_QMSI_CALIBRATION
|
|||
bool "Enable Calibration"
|
||||
default y
|
||||
help
|
||||
Enables ADC to run with a calibrated output at the
|
||||
expense of execution speed when exiting low power states.
|
||||
If disabled, the ADC will require the application/system-integrator
|
||||
to provide a calibration method.
|
||||
Enables ADC to run with a calibrated output at the
|
||||
expense of execution speed when exiting low power states.
|
||||
If disabled, the ADC will require the application/system-integrator
|
||||
to provide a calibration method.
|
||||
|
||||
config ADC_QMSI_CLOCK_RATIO
|
||||
int "Clock Ratio"
|
||||
default 100
|
||||
help
|
||||
ADC Clock Ratio
|
||||
ADC Clock Ratio
|
||||
|
||||
config ADC_QMSI_SERIAL_DELAY
|
||||
int "Serial Delay"
|
||||
default 1
|
||||
help
|
||||
Number of ADC clock ticks that the first bit of
|
||||
the serial output is delayed after the conversion
|
||||
has started.
|
||||
Number of ADC clock ticks that the first bit of
|
||||
the serial output is delayed after the conversion
|
||||
has started.
|
||||
|
||||
if ADC_QMSI
|
||||
config ADC_QMSI_SAMPLE_WIDTH
|
||||
int "Sample Width"
|
||||
default 3
|
||||
help
|
||||
Defines ADC device data sample width (resolution):
|
||||
Defines ADC device data sample width (resolution):
|
||||
|
||||
- 0 = 6 bits resolution
|
||||
- 0 = 6 bits resolution
|
||||
|
||||
- 1 = 8 bits resolution
|
||||
- 1 = 8 bits resolution
|
||||
|
||||
- 2 = 10 bits resolution
|
||||
- 2 = 10 bits resolution
|
||||
|
||||
- 3 = 12 bits resolution
|
||||
- 3 = 12 bits resolution
|
||||
endif
|
||||
|
||||
if ADC_QMSI_SS
|
||||
|
|
@ -289,15 +279,15 @@ config ADC_QMSI_SAMPLE_WIDTH
|
|||
int "Sample Width"
|
||||
default 11
|
||||
help
|
||||
Defines ADC device data sample width (resolution):
|
||||
Defines ADC device data sample width (resolution):
|
||||
|
||||
- 5 = 6 bits resolution
|
||||
- 5 = 6 bits resolution
|
||||
|
||||
- 7 = 8 bits resolution
|
||||
- 7 = 8 bits resolution
|
||||
|
||||
- 9 = 10 bits resolution
|
||||
- 9 = 10 bits resolution
|
||||
|
||||
- 11 = 12 bits resolution
|
||||
- 11 = 12 bits resolution
|
||||
endif
|
||||
|
||||
endif # ADC_QMSI || ADC_QMSI_SS
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue