michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: corrects the Device Tree Source (DTS) files of Arm MPS3-AN547.

Browse source 
This PR corrects the base addresses and region names of some memories
present in the MPS3-AN547 hardware.

Fixes #71920

Signed-off-by: Manuel Loew <manuel.loew.infineon@gmail.com>
This commit is contained in:
Manuel Loew 2024-04-25 11:31:43 +02:00 • committed by Maureen Helm
commit c395e749be
2 changed files with 20 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

6
boards/arm/mps3/mps3_an547.dts
View file

@ -132,8 +132,9 @@
}; };
sram: sram@11000000 { /* alias @ 0x01000000 */ sram: sram@11000000 { /* alias @ 0x01000000 */
compatible = "mmio-sram"; compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x11000000 DT_SIZE_M(2)>; reg = <0x11000000 DT_SIZE_M(2)>;
zephyr,memory-region = "SRAM";
}; };
dtcm: dtcm@30000000 { /* alias @ 0x20000000 */ dtcm: dtcm@30000000 { /* alias @ 0x20000000 */
@ -143,8 +144,9 @@
}; };
isram: sram@31000000 {/* alias @ 0x21000000 */ isram: sram@31000000 {/* alias @ 0x21000000 */
compatible = "mmio-sram"; compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x31000000 DT_SIZE_M(4)>; reg = <0x31000000 DT_SIZE_M(4)>;
zephyr,memory-region = "ISRAM";
}; };
/* DDR4 - 2G, alternates non-secure/secure every 256M */ /* DDR4 - 2G, alternates non-secure/secure every 256M */

24
boards/arm/mps3/mps3_an547_ns.dts
View file

@ -77,27 +77,34 @@
/* We utilize the secure addresses, if you subtract 0x10000000 /* We utilize the secure addresses, if you subtract 0x10000000
* you'll get the non-secure alias * you'll get the non-secure alias
*/ */
itcm: itcm@10000000 { /* alias @ 0x0 */ itcm: itcm@0 {
reg = <0x10000000 DT_SIZE_K(512)>; compatible = "zephyr,memory-region";
reg = <0x0 DT_SIZE_K(512)>;
zephyr,memory-region = "ITCM";
}; };
sram: sram@1000000 { /* alias @ 0x11000000 */ sram: sram@1000000 {
compatible = "mmio-sram"; compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x1000000 DT_SIZE_M(2)>; reg = <0x1000000 DT_SIZE_M(2)>;
zephyr,memory-region = "SRAM";
}; };
dtcm: dtcm@20000000 { /* alias @ 0x30000000 */ dtcm: dtcm@20000000 {
compatible = "zephyr,memory-region";
reg = <0x20000000 DT_SIZE_K(512)>; reg = <0x20000000 DT_SIZE_K(512)>;
zephyr,memory-region = "DTCM";
}; };
isram: sram@31000000 {/* alias @ 0x21000000 */ isram: sram@21000000 {
compatible = "mmio-sram"; compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x31000000 DT_SIZE_M(4)>; reg = <0x21000000 DT_SIZE_M(4)>;
zephyr,memory-region = "ISRAM";
}; };
/* DDR4 - 2G, alternates non-secure/secure every 256M */ /* DDR4 - 2G, alternates non-secure/secure every 256M */
ddr4: memory@60000000 { ddr4: memory@60000000 {
device_type = "memory"; device_type = "memory";
compatible = "zephyr,memory-region";
reg = <0x60000000 DT_SIZE_M(256) reg = <0x60000000 DT_SIZE_M(256)
0x70000000 DT_SIZE_M(256) 0x70000000 DT_SIZE_M(256)
0x80000000 DT_SIZE_M(256) 0x80000000 DT_SIZE_M(256)
@ -106,6 +113,7 @@
0xb0000000 DT_SIZE_M(256) 0xb0000000 DT_SIZE_M(256)
0xc0000000 DT_SIZE_M(256) 0xc0000000 DT_SIZE_M(256)
0xd0000000 DT_SIZE_M(256)>; 0xd0000000 DT_SIZE_M(256)>;
zephyr,memory-region = "DDR4";
}; };
reserved-memory { reserved-memory {