michaelh/zephyr
1
0
Fork 0
Code Releases Activity

arc: fix incorrect printk() usage

Browse source 
Change-Id: Ib7fea912642dd72304d5d9fbd1309ab060a7e833
Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
This commit is contained in:
Andrew Boie 2016-08-18 13:04:06 -07:00 • committed by Anas Nashif
commit c3825f2fed
2 changed files with 6 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

4
arch/arc/core/fatal.c
View file

@ -75,8 +75,8 @@ FUNC_NORETURN void _NanoFatalErrorHandler(unsigned int reason,
PR_EXC("**** Unknown Fatal Error %d! ****\n", reason);
break;
}
PR_EXC("Current thread ID = 0x%x\n"
"Faulting instruction address = 0x%x\n",
PR_EXC("Current thread ID = %p\n"
"Faulting instruction address = 0x%lx\n",
sys_thread_self_get(),
_arc_v2_aux_reg_read(_ARC_V2_ERET));

6
arch/arc/core/fault.c
View file

@ -23,6 +23,7 @@
#include <toolchain.h>
#include <sections.h>
#include <inttypes.h>
#include <nanokernel.h>
#include <nano_private.h>
@ -60,11 +61,12 @@ void _FaultDump(const NANO_ESF *esf, int fault)
uint32_t exc_addr = _arc_v2_aux_reg_read(_ARC_V2_EFA);
uint32_t ecr = _arc_v2_aux_reg_read(_ARC_V2_ECR);
PR_EXC("Exception vector: 0x%x, cause code: 0x%x, parameter 0x%x\n",
PR_EXC("Exception vector: 0x%" PRIx32 ", cause code: 0x%" PRIx32
", parameter 0x%" PRIx32 "\n",
_ARC_V2_ECR_VECTOR(ecr),
_ARC_V2_ECR_CODE(ecr),
_ARC_V2_ECR_PARAMETER(ecr));
PR_EXC("Address 0x%x\n", exc_addr);
PR_EXC("Address 0x%" PRIx32 "\n", exc_addr);
#endif
}
#endif /* CONFIG_FAULT_DUMP */