michaelh/zephyr
1
0
Fork 0
Code Releases Activity

soc: nxp_imx: Enable mcux elcdif driver and clocks

Browse source 
Enables the mcux elcdif shim driver and clocks on imx rt socs when the
display driver interface is enabled.

Signed-off-by: Maureen Helm <maureen.helm@nxp.com>
This commit is contained in:
Maureen Helm 2019-01-02 13:11:28 -06:00 • committed by Kumar Gala
commit bf0abe4438
3 changed files with 34 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

18
soc/arm/nxp_imx/rt/soc.c
View file

@ -49,6 +49,15 @@ const clock_enet_pll_config_t ethPllConfig = {
};
#endif
#ifdef CONFIG_INIT_VIDEO_PLL
const clock_video_pll_config_t videoPllConfig = {
.loopDivider = 31,
.postDivider = 8,
.numerator = 0,
.denominator = 0,
};
#endif
#ifdef CONFIG_NXP_IMX_RT_BOOT_HEADER
const __imx_boot_data_section BOOT_DATA_T boot_data = {
.start = CONFIG_FLASH_BASE_ADDRESS,
@ -115,6 +124,9 @@ static ALWAYS_INLINE void clkInit(void)
#ifdef CONFIG_INIT_ENET_PLL
CLOCK_InitEnetPll(&ethPllConfig);
#endif
#ifdef CONFIG_INIT_VIDEO_PLL
CLOCK_InitVideoPll(&videoPllConfig);
#endif
CLOCK_SetDiv(kCLOCK_ArmDiv, CONFIG_ARM_DIV); /* Set ARM PODF */
CLOCK_SetDiv(kCLOCK_AhbDiv, CONFIG_AHB_DIV); /* Set AHB PODF */
@ -142,6 +154,12 @@ static ALWAYS_INLINE void clkInit(void)
CLOCK_SetDiv(kCLOCK_LpspiDiv, 7); /* Set SPI divider to 8 */
#endif
#ifdef CONFIG_DISPLAY_MCUX_ELCDIF
CLOCK_SetMux(kCLOCK_LcdifPreMux, 2);
CLOCK_SetDiv(kCLOCK_LcdifPreDiv, 4);
CLOCK_SetDiv(kCLOCK_LcdifDiv, 1);
#endif
/* Keep the system clock running so SYSTICK can wake up the system from
* wfi.
*/