michaelh/zephyr
1
0
Fork 0
Code Releases Activity

arm64: implement CONFIG_IRQ_OFFLOAD_NESTED

Browse source 
It can easily be done now, so why not. Suffice to increment the nested
count like with actual IRQs.

Signed-off-by: Nicolas Pitre <npitre@baylibre.com>
This commit is contained in:
Nicolas Pitre 2022-03-11 21:29:06 -05:00 • committed by Anas Nashif
commit bd941bcc68
2 changed files with 10 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

1
arch/Kconfig
View file

@ -46,6 +46,7 @@ config ARM64
select ARCH_HAS_THREAD_LOCAL_STORAGE
select USE_SWITCH
select USE_SWITCH_SUPPORTED
select IRQ_OFFLOAD_NESTED if IRQ_OFFLOAD
help
ARM64 (AArch64) architecture

15
arch/arm64/core/switch.S
View file

@ -154,16 +154,19 @@ offload:
*/
ldp x1, x0, [sp, ___esf_t_x0_x1_OFFSET]
/* _current_cpu->nested=1, to be checked by arch_is_in_isr() */
get_cpu x2
mov w3, #1
str w3, [x2, #___cpu_t_nested_OFFSET]
/* switch to IRQ stack and save current sp on it. */
/* ++_current_cpu->nested to be checked by arch_is_in_isr() */
get_cpu x2
ldr w3, [x2, #___cpu_t_nested_OFFSET]
add w4, w3, #1
str w4, [x2, #___cpu_t_nested_OFFSET]
/* If not nested: switch to IRQ stack and save current sp on it. */
cbnz w3, 1f
ldr x3, [x2, #___cpu_t_irq_stack_OFFSET]
mov x4, sp
mov sp, x3
str x4, [sp, #-16]!
1:
/* Execute provided routine (argument is in x0 already). */
blr x1