dts: clocks: kinetis: set pllfll and er32k clock settings from dts
Setup osc clock settings from dts. Signed-off-by: Nicolai Glud <nicolai.glud@prevas.dk>
This commit is contained in:
parent
60e5e79ca1
commit
bc72b67a5d
18 changed files with 84 additions and 52 deletions
|
@ -15,4 +15,13 @@
|
|||
#define KINETIS_SIM_DMAMUX_CLK KINETIS_SIM_BUS_CLK
|
||||
#define KINETIS_SIM_DMA_CLK KINETIS_SIM_CORESYS_CLK
|
||||
|
||||
#define KINETIS_SIM_PLLFLLSEL_MCGFLLCLK 0
|
||||
#define KINETIS_SIM_PLLFLLSEL_MCGPLLCLK 1
|
||||
#define KINETIS_SIM_PLLFLLSEL_IRC48MHZ 3
|
||||
|
||||
#define KINETIS_SIM_ER32KSEL_OSC32KCLK 0
|
||||
#define KINETIS_SIM_ER32KSEL_RTC 2
|
||||
#define KINETIS_SIM_ER32KSEL_LPO1KHZ 3
|
||||
|
||||
|
||||
#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_SIM_H_ */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue