michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards, tests: nrf54h20: add nordic,clock-enable property

Browse source 
Applies to:

- UART/E (TXD)
- SPIM (SCK, MOSI)
- SPIS (SCK, MISO)
- TWIM (SDA, SCL)

Except fast-instances.

Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
This commit is contained in:
Gerard Marull-Paretas 2024-07-05 15:20:16 +02:00 • committed by Carles Cufí
commit b57481ab18
9 changed files with 65 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

1
tests/boards/nrf/dmm/boards/nrf54h20dk_nrf54h20_cpuapp.overlay
View file

@ -10,6 +10,7 @@
group1 {
psels = <NRF_PSEL(SPIM_MOSI, 2, 8)>,
<NRF_PSEL(SPIM_SCK, 1, 2)>;
nordic,clock-enable;
};
};

2
tests/boards/nrf/i2c/i2c_slave/boards/nrf54h20dk_nrf54h20_cpuapp.overlay
View file

@ -9,6 +9,7 @@
group1 {
psels = <NRF_PSEL(TWIM_SDA, 2, 8)>,
<NRF_PSEL(TWIM_SCL, 1, 2)>;
nordic,clock-enable;
};
};
@ -27,6 +28,7 @@
psels = <NRF_PSEL(TWIM_SDA, 2, 9)>,
<NRF_PSEL(TWIM_SCL, 1, 3)>;
bias-pull-up;
nordic,clock-enable;
};
};

14
tests/drivers/spi/spi_controller_peripheral/boards/nrf54h20dk_nrf54h20_common.dtsi
View file

@ -8,8 +8,12 @@
spi130_default_alt: spi130_default_alt {
group1 {
psels = <NRF_PSEL(SPIM_SCK, 0, 0)>,
<NRF_PSEL(SPIM_MISO, 0, 6)>,
<NRF_PSEL(SPIM_MOSI, 0, 8)>;
nordic,clock-enable;
};
group2 {
psels = <NRF_PSEL(SPIM_MISO, 0, 6)>;
};
};
@ -25,8 +29,12 @@
spis131_default_alt: spis131_default_alt {
group1 {
psels = <NRF_PSEL(SPIS_SCK, 0, 1)>,
<NRF_PSEL(SPIS_MISO, 0, 7)>,
<NRF_PSEL(SPIS_MOSI, 0, 9)>,
<NRF_PSEL(SPIS_MISO, 0, 7)>;
nordic,clock-enable;
};
group2 {
psels = <NRF_PSEL(SPIS_MOSI, 0, 9)>,
<NRF_PSEL(SPIS_CSN, 0, 11)>;
};
};

8
tests/drivers/spi/spi_controller_peripheral/boards/nrf54h20dk_nrf54h20_cpuapp_fast.overlay
View file

@ -25,8 +25,12 @@
spis131_default_alt: spis131_default_alt {
group1 {
psels = <NRF_PSEL(SPIS_SCK, 1, 0)>,
<NRF_PSEL(SPIS_MISO, 1, 9)>,
<NRF_PSEL(SPIS_MOSI, 1, 5)>,
<NRF_PSEL(SPIS_MISO, 1, 9)>;
nordic,clock-enable;
};
group2 {
psels = <NRF_PSEL(SPIS_MOSI, 1, 5)>,
<NRF_PSEL(SPIS_CSN, 0, 11)>;
};
};

14
tests/drivers/spi/spi_error_cases/boards/nrf54h20dk_nrf54h20_cpuapp.overlay
View file

@ -8,8 +8,12 @@
spi130_default_alt: spi130_default_alt {
group1 {
psels = <NRF_PSEL(SPIM_SCK, 0, 0)>,
<NRF_PSEL(SPIM_MISO, 0, 6)>,
<NRF_PSEL(SPIM_MOSI, 0, 8)>;
nordic,clock-enable;
};
group2 {
psels = <NRF_PSEL(SPIM_MISO, 0, 6)>;
};
};
@ -25,8 +29,12 @@
spis131_default_alt: spis131_default_alt {
group1 {
psels = <NRF_PSEL(SPIS_SCK, 0, 1)>,
<NRF_PSEL(SPIS_MISO, 0, 7)>,
<NRF_PSEL(SPIS_MOSI, 0, 9)>,
<NRF_PSEL(SPIS_MISO, 0, 7)>;
nordic,clock-enable;
};
group2 {
psels = <NRF_PSEL(SPIS_MOSI, 0, 9)>,
<NRF_PSEL(SPIS_CSN, 0, 11)>;
};
};

8
tests/drivers/spi/spi_error_cases/boards/nrf54h20dk_nrf54h20_cpuapp_fast.overlay
View file

@ -25,8 +25,12 @@
spis131_default_alt: spis131_default_alt {
group1 {
psels = <NRF_PSEL(SPIS_SCK, 1, 0)>,
<NRF_PSEL(SPIS_MISO, 1, 9)>,
<NRF_PSEL(SPIS_MOSI, 1, 5)>,
<NRF_PSEL(SPIS_MISO, 1, 9)>;
nordic,clock-enable;
};
group2 {
psels = <NRF_PSEL(SPIS_MOSI, 1, 5)>,
<NRF_PSEL(SPIS_CSN, 0, 11)>;
};
};

14
tests/drivers/spi/spi_error_cases/boards/nrf54h20dk_nrf54h20_cpuppr.overlay
View file

@ -8,8 +8,12 @@
spi130_default_alt: spi130_default_alt {
group1 {
psels = <NRF_PSEL(SPIM_SCK, 0, 0)>,
<NRF_PSEL(SPIM_MISO, 0, 6)>,
<NRF_PSEL(SPIM_MOSI, 0, 8)>;
nordic,clock-enable;
};
group2 {
psels = <NRF_PSEL(SPIM_MISO, 0, 6)>;
};
};
@ -25,8 +29,12 @@
spis131_default_alt: spis131_default_alt {
group1 {
psels = <NRF_PSEL(SPIS_SCK, 0, 1)>,
<NRF_PSEL(SPIS_MISO, 0, 7)>,
<NRF_PSEL(SPIS_MOSI, 0, 9)>,
<NRF_PSEL(SPIS_MISO, 0, 7)>;
nordic,clock-enable;
};
group2 {
psels = <NRF_PSEL(SPIS_MOSI, 0, 9)>,
<NRF_PSEL(SPIS_CSN, 0, 11)>;
};
};

6
tests/drivers/spi/spi_loopback/boards/nrf54h20dk_nrf54h20_cpuapp.overlay
View file

@ -8,8 +8,12 @@
spi130_default: spi130_default {
group1 {
psels = <NRF_PSEL(SPIM_SCK, 0, 0)>,
<NRF_PSEL(SPIM_MISO, 0, 6)>,
<NRF_PSEL(SPIM_MOSI, 0, 7)>;
nordic,clock-enable;
};
group2 {
psels = <NRF_PSEL(SPIM_MISO, 0, 6)>;
};
};