drivers: flash: spi_nor: add SR3 read and write defines
Adds Status Register 3 read and write opcode defines. Signed-off-by: Georgij Cernysiov <geo.cgv@gmail.com>
This commit is contained in:
parent
22c8022b54
commit
b43741cd5d
1 changed files with 2 additions and 0 deletions
|
@ -23,6 +23,8 @@
|
|||
#define SPI_NOR_CMD_RDSR 0x05 /* Read status register */
|
||||
#define SPI_NOR_CMD_WRSR2 0x31 /* Write status register 2 */
|
||||
#define SPI_NOR_CMD_RDSR2 0x35 /* Read status register 2 */
|
||||
#define SPI_NOR_CMD_RDSR3 0x15 /* Read status register 3 */
|
||||
#define SPI_NOR_CMD_WRSR3 0x11 /* Write status register 3 */
|
||||
#define SPI_NOR_CMD_READ 0x03 /* Read data */
|
||||
#define SPI_NOR_CMD_DREAD 0x3B /* Read data (1-1-2) */
|
||||
#define SPI_NOR_CMD_QREAD 0x6B /* Read data (1-1-4) */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue