michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers: npcx: replace type of register base address with uintptr_t

Browse source 
Replace npcx register base address type, uint32_t, with uintptr_t.
It is easier to know what type of base address and for linear
addresses treated as integral values.

This CL also modified IS_BIT_SET() macro function to fit MISRA code
guidelines.

Signed-off-by: Mulin Chao <MLChao@nuvoton.com>
This commit is contained in:
Mulin Chao 2020-08-31 17:31:16 +08:00 • committed by Carles Cufí
commit b3188f1c32
3 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

4
drivers/clock_control/clock_control_npcx.c
View file

@ -16,9 +16,9 @@ LOG_MODULE_REGISTER(clock_control_npcx, LOG_LEVEL_ERR);
/* Driver config */
struct npcx_pcc_config {
/* cdcg device base address */
uint32_t base_cdcg;
uintptr_t base_cdcg;
/* pmc device base address */
uint32_t base_pmc;
uintptr_t base_pmc;
};
/* Driver convenience defines */

2
drivers/pinmux/pinmux_npcx.c
View file

@ -14,7 +14,7 @@ LOG_MODULE_REGISTER(pimux_npcx, LOG_LEVEL_ERR);
/* Driver config */
struct npcx_pinctrl_config {
/* scfg device base address */
uint32_t base;
uintptr_t base;
};
/* Default io list which default functionality are not IOs */

2
soc/arm/nuvoton_npcx/common/reg/reg_access.h
View file

@ -10,7 +10,7 @@
/*
* NPCX register bit/field access operations
*/
#define IS_BIT_SET(reg, bit) ((reg >> bit) & (0x1))
#define IS_BIT_SET(reg, bit) (((reg >> bit) & (0x1)) != 0)
#define GET_POS_FIELD(pos, size) pos
#define GET_SIZE_FIELD(pos, size) size