drivers: intc_wch_pfic: correct/optimize interrupt disable logic
The IRER registers are write-only and clear the enable bit for the provided interrupt. Use a direct write instead of a read/modify/write sequence to avoid generating a bogus read access and improve performance Signed-off-by: Benjamin Cabé <benjamin@zephyrproject.org>
This commit is contained in:
parent
7189ade82d
commit
b15f942684
1 changed files with 1 additions and 1 deletions
|
@ -23,7 +23,7 @@ void arch_irq_enable(unsigned int irq)
|
|||
|
||||
void arch_irq_disable(unsigned int irq)
|
||||
{
|
||||
PFIC->IRER[irq / 32] |= 1 << (irq % 32);
|
||||
PFIC->IRER[irq / 32] = 1 << (irq % 32);
|
||||
}
|
||||
|
||||
int arch_irq_is_enabled(unsigned int irq)
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue