serial: atmel_sam3: remove driver as it was deprecated
Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
This commit is contained in:
Kumar Gala
Kumar Gala
parent
034b458141
commit
ace47887bd
7 changed files with 0 additions and 326 deletions
|
|
@ -9,16 +9,6 @@ if BOARD_ARDUINO_DUE
|
|||
config BOARD
|
||||
default arduino_due
|
||||
|
||||
if UART_ATMEL_SAM3
|
||||
|
||||
config UART_ATMEL_SAM3_BAUD_RATE
|
||||
default 115200
|
||||
|
||||
config UART_ATMEL_SAM3_CLK_FREQ
|
||||
default 84000000
|
||||
|
||||
endif # UART_ATMEL_SAM3
|
||||
|
||||
if GPIO
|
||||
|
||||
config GPIO_ATMEL_SAM3
|
||||
|
|
|
|||
|
|
@ -75,8 +75,6 @@ source "drivers/serial/Kconfig.stellaris"
|
|||
|
||||
source "drivers/serial/Kconfig.nsim"
|
||||
|
||||
source "drivers/serial/Kconfig.atmel_sam3"
|
||||
|
||||
source "drivers/serial/Kconfig.usart_sam"
|
||||
|
||||
source "drivers/serial/Kconfig.uart_sam"
|
||||
|
|
|
|||
|
|
@ -1,36 +0,0 @@
|
|||
menuconfig UART_ATMEL_SAM3
|
||||
bool "[deprecated] Atmel SAM3 family processor UART driver"
|
||||
default n
|
||||
select SERIAL_HAS_DRIVER
|
||||
depends on SOC_SERIES_SAM3X
|
||||
help
|
||||
|
||||
This driver is deprecated and will be removed. Use
|
||||
"Atmel SAM MCU family UART driver" instead.
|
||||
|
||||
This option enables the UART driver for Atmel SAM3
|
||||
family processors. Note that there is only one
|
||||
UART controller on SAM3. It has only two wires
|
||||
for RX and TX, and does not have other pins
|
||||
(such as CTS and RTS).
|
||||
|
||||
config UART_ATMEL_SAM3_IRQ_PRI
|
||||
int "Atmel SAM3 UART Interrupt Priority"
|
||||
default 0
|
||||
depends on UART_ATMEL_SAM3
|
||||
help
|
||||
The interrupt priority for UART port.
|
||||
|
||||
config UART_ATMEL_SAM3_BAUD_RATE
|
||||
int "Atmel SAM3 UART Baud Rate"
|
||||
default 0
|
||||
depends on UART_ATMEL_SAM3
|
||||
help
|
||||
The baud rate for UART port to be set to at boot.
|
||||
|
||||
config UART_ATMEL_SAM3_CLK_FREQ
|
||||
int "Atmel SAM3 UART Clock Frequency"
|
||||
default 0
|
||||
depends on UART_ATMEL_SAM3
|
||||
help
|
||||
The clock frequency for UART port.
|
||||
|
|
@ -7,7 +7,6 @@ obj-$(CONFIG_UART_MCUX_LPSCI) += uart_mcux_lpsci.o
|
|||
obj-$(CONFIG_UART_MCUX_LPUART) += uart_mcux_lpuart.o
|
||||
obj-$(CONFIG_UART_STELLARIS) += uart_stellaris.o
|
||||
obj-$(CONFIG_UART_NSIM) += uart_nsim.o
|
||||
obj-$(CONFIG_UART_ATMEL_SAM3) += uart_atmel_sam3.o
|
||||
obj-$(CONFIG_UART_SAM) += uart_sam.o
|
||||
obj-$(CONFIG_USART_SAM) += usart_sam.o
|
||||
obj-$(CONFIG_UART_QMSI) += uart_qmsi.o
|
||||
|
|
|
|||
|
|
@ -1,246 +0,0 @@
|
|||
/*
|
||||
* Copyright (c) 2016 Intel Corporation.
|
||||
* Copyright (c) 2013-2015 Wind River Systems, Inc.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
|
||||
/**
|
||||
* @brief Driver for UART on Atmel SAM3 family processor.
|
||||
*
|
||||
* Note that there is only one UART controller on the SoC.
|
||||
* It has two wires for RX and TX, and does not have other such as
|
||||
* CTS or RTS. Also, the RX and TX are connected directly to
|
||||
* bit shifters and there is no FIFO.
|
||||
*
|
||||
* For full serial function, use the USART controller.
|
||||
*
|
||||
* (used uart_stellaris.c as template)
|
||||
*/
|
||||
|
||||
#include <kernel.h>
|
||||
#include <arch/cpu.h>
|
||||
#include <misc/__assert.h>
|
||||
#include <board.h>
|
||||
#include <init.h>
|
||||
#include <uart.h>
|
||||
#include <linker/sections.h>
|
||||
|
||||
/* UART registers struct */
|
||||
struct _uart {
|
||||
/* UART registers */
|
||||
u32_t cr; /* 0x00 Control Register */
|
||||
u32_t mr; /* 0x04 Mode Register */
|
||||
u32_t ier; /* 0x08 Interrupt Enable Register */
|
||||
u32_t idr; /* 0x0C Interrupt Disable Register */
|
||||
u32_t imr; /* 0x10 Interrupt Mask Register */
|
||||
u32_t sr; /* 0x14 Status Register */
|
||||
u32_t rhr; /* 0x18 Receive Holding Register */
|
||||
u32_t thr; /* 0x1C Transmit Holding Register */
|
||||
u32_t brgr; /* 0x20 Baud Rate Generator Register */
|
||||
|
||||
u32_t reserved[55]; /* 0x24 - 0xFF */
|
||||
|
||||
/* PDC related registers */
|
||||
u32_t pdc_rpr; /* 0x100 Receive Pointer Reg */
|
||||
u32_t pdc_rcr; /* 0x104 Receive Counter Reg */
|
||||
u32_t pdc_tpr; /* 0x108 Transmit Pointer Reg */
|
||||
u32_t pdc_tcr; /* 0x10C Transmit Counter Reg */
|
||||
u32_t pdc_rnpr; /* 0x110 Receive Next Pointer */
|
||||
u32_t pdc_rncr; /* 0x114 Receive Next Counter */
|
||||
u32_t pdc_tnpr; /* 0x118 Transmit Next Pointer */
|
||||
u32_t pdc_tncr; /* 0x11C Transmit Next Counter */
|
||||
u32_t pdc_ptcr; /* 0x120 Transfer Control Reg */
|
||||
u32_t pdc_ptsr; /* 0x124 Transfer Status Reg */
|
||||
};
|
||||
|
||||
/* Device data structure */
|
||||
struct uart_sam3_dev_data_t {
|
||||
u32_t baud_rate; /* Baud rate */
|
||||
};
|
||||
|
||||
/* convenience defines */
|
||||
#define DEV_CFG(dev) \
|
||||
((const struct uart_device_config * const)(dev)->config->config_info)
|
||||
#define DEV_DATA(dev) \
|
||||
((struct uart_sam3_dev_data_t * const)(dev)->driver_data)
|
||||
#define UART_STRUCT(dev) \
|
||||
((volatile struct _uart *)(DEV_CFG(dev))->base)
|
||||
|
||||
/* Registers */
|
||||
#define UART_CR(dev) (*((volatile u32_t *)(DEV_CFG(dev)->base + 0x00)))
|
||||
#define UART_MR(dev) (*((volatile u32_t *)(DEV_CFG(dev)->base + 0x04)))
|
||||
#define UART_IER(dev) (*((volatile u32_t *)(DEV_CFG(dev)->base + 0x08)))
|
||||
#define UART_IDR(dev) (*((volatile u32_t *)(DEV_CFG(dev)->base + 0x0C)))
|
||||
#define UART_IMR(dev) (*((volatile u32_t *)(DEV_CFG(dev)->base + 0x10)))
|
||||
#define UART_SR(dev) (*((volatile u32_t *)(DEV_CFG(dev)->base + 0x14)))
|
||||
#define UART_RHR(dev) (*((volatile u32_t *)(DEV_CFG(dev)->base + 0x18)))
|
||||
#define UART_THR(dev) (*((volatile u32_t *)(DEV_CFG(dev)->base + 0x1C)))
|
||||
#define UART_BRGR(dev) (*((volatile u32_t *)(DEV_CFG(dev)->base + 0x20)))
|
||||
|
||||
/* bits */
|
||||
#define UART_MR_PARTIY_MASK (0x0E00)
|
||||
#define UART_MR_PARITY_EVEN (0 << 9)
|
||||
#define UART_MR_PARITY_ODD (1 << 9)
|
||||
#define UART_MR_PARITY_SPACE (2 << 9)
|
||||
#define UART_MR_PARITY_MARK (3 << 9)
|
||||
#define UART_MR_PARITY_NO (4 << 9)
|
||||
|
||||
#define UART_MR_CHMODE_MASK (0xC000)
|
||||
|
||||
#define UART_INT_RXRDY (1 << 0)
|
||||
#define UART_INT_TXRDY (1 << 1)
|
||||
#define UART_INT_ENDRX (1 << 3)
|
||||
#define UART_INT_ENDTX (1 << 4)
|
||||
#define UART_INT_OVRE (1 << 5)
|
||||
#define UART_INT_FRAME (1 << 6)
|
||||
#define UART_INT_PARE (1 << 7)
|
||||
#define UART_INT_TXEMPTY (1 << 9)
|
||||
#define UART_INT_TXBUFE (1 << 11)
|
||||
#define UART_INT_RXBUFF (1 << 12)
|
||||
|
||||
#define UART_PDC_PTCR_RXTDIS (1 << 1)
|
||||
#define UART_PDC_PTCR_TXTDIS (1 << 9)
|
||||
|
||||
static const struct uart_driver_api uart_sam3_driver_api;
|
||||
|
||||
/**
|
||||
* @brief Set the baud rate
|
||||
*
|
||||
* This routine set the given baud rate for the UART.
|
||||
*
|
||||
* @param dev UART device struct
|
||||
* @param baudrate Baud rate
|
||||
* @param sys_clk_freq_hz System clock frequency in Hz
|
||||
*
|
||||
* @return N/A
|
||||
*/
|
||||
static void baudrate_set(struct device *dev,
|
||||
u32_t baudrate, u32_t sys_clk_freq_hz)
|
||||
{
|
||||
volatile struct _uart *uart = UART_STRUCT(dev);
|
||||
const struct uart_device_config * const dev_cfg = DEV_CFG(dev);
|
||||
struct uart_sam3_dev_data_t * const dev_data = DEV_DATA(dev);
|
||||
u32_t divisor; /* baud rate divisor */
|
||||
|
||||
ARG_UNUSED(sys_clk_freq_hz);
|
||||
|
||||
if ((baudrate != 0) && (dev_cfg->sys_clk_freq != 0)) {
|
||||
/* calculate baud rate divisor */
|
||||
divisor = (dev_cfg->sys_clk_freq / baudrate) >> 4;
|
||||
divisor &= 0xFFFF;
|
||||
|
||||
uart->brgr = divisor;
|
||||
|
||||
dev_data->baud_rate = baudrate;
|
||||
}
|
||||
}
|
||||
|
||||
/**
|
||||
* @brief Initialize UART channel
|
||||
*
|
||||
* This routine is called to reset the chip in a quiescent state.
|
||||
* It is assumed that this function is called only once per UART.
|
||||
*
|
||||
* @deprecated This driver will be deprecated. Please use uart_sam.c,
|
||||
* SAM family driver instead.
|
||||
*
|
||||
* @param dev UART device struct
|
||||
*
|
||||
* @return 0
|
||||
*/
|
||||
static int __deprecated uart_sam3_init(struct device *dev)
|
||||
{
|
||||
volatile struct _uart *uart = UART_STRUCT(dev);
|
||||
|
||||
/* Enable UART clock in PMC */
|
||||
PMC->PMC_PCER0 = (1 << ID_UART);
|
||||
|
||||
/* Detach pins PA8 and PA9 from PIO controller */
|
||||
PIOA->PIO_PDR = (1 << 8) | (1 << 9);
|
||||
|
||||
/* Disable PDC (DMA) */
|
||||
uart->pdc_ptcr = UART_PDC_PTCR_RXTDIS | UART_PDC_PTCR_TXTDIS;
|
||||
|
||||
/* Reset and disable UART */
|
||||
uart->cr = UART_CR_RSTRX | UART_CR_RSTTX
|
||||
| UART_CR_RXDIS | UART_CR_TXDIS | UART_CR_RSTSTA;
|
||||
|
||||
/* No parity and normal mode */
|
||||
uart->mr = UART_MR_PARITY_NO | UART_MR_CHMODE_NORMAL;
|
||||
|
||||
/* Set baud rate */
|
||||
baudrate_set(dev, DEV_DATA(dev)->baud_rate,
|
||||
DEV_CFG(dev)->sys_clk_freq);
|
||||
|
||||
/* Enable receiver and transmitter */
|
||||
uart->cr = UART_CR_RXEN | UART_CR_TXEN;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
/**
|
||||
* @brief Poll the device for input.
|
||||
*
|
||||
* @param dev UART device struct
|
||||
* @param c Pointer to character
|
||||
*
|
||||
* @return 0 if a character arrived, -1 if the input buffer if empty.
|
||||
*/
|
||||
|
||||
static int uart_sam3_poll_in(struct device *dev, unsigned char *c)
|
||||
{
|
||||
volatile struct _uart *uart = UART_STRUCT(dev);
|
||||
|
||||
if (!(uart->sr & UART_INT_RXRDY))
|
||||
return (-1);
|
||||
|
||||
/* got a character */
|
||||
*c = (unsigned char)uart->rhr;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
/**
|
||||
* @brief Output a character in polled mode.
|
||||
*
|
||||
* Checks if the transmitter is empty. If empty, a character is written to
|
||||
* the data register.
|
||||
*
|
||||
* @param dev UART device struct
|
||||
* @param c Character to send
|
||||
*
|
||||
* @return Sent character
|
||||
*/
|
||||
static unsigned char uart_sam3_poll_out(struct device *dev,
|
||||
unsigned char c)
|
||||
{
|
||||
volatile struct _uart *uart = UART_STRUCT(dev);
|
||||
|
||||
/* Wait for transmitter to be ready */
|
||||
while (!(uart->sr & UART_INT_TXRDY))
|
||||
;
|
||||
|
||||
/* send a character */
|
||||
uart->thr = (u32_t)c;
|
||||
return c;
|
||||
}
|
||||
|
||||
static const struct uart_driver_api uart_sam3_driver_api = {
|
||||
.poll_in = uart_sam3_poll_in,
|
||||
.poll_out = uart_sam3_poll_out,
|
||||
};
|
||||
|
||||
static const struct uart_device_config uart_sam3_dev_cfg_0 = {
|
||||
.base = (u8_t *)UART,
|
||||
.sys_clk_freq = CONFIG_UART_ATMEL_SAM3_CLK_FREQ,
|
||||
};
|
||||
|
||||
static struct uart_sam3_dev_data_t uart_sam3_dev_data_0 = {
|
||||
.baud_rate = CONFIG_UART_ATMEL_SAM3_BAUD_RATE,
|
||||
};
|
||||
|
||||
DEVICE_AND_API_INIT(uart_sam3_0, CONFIG_UART_ATMEL_SAM3_NAME, &uart_sam3_init,
|
||||
&uart_sam3_dev_data_0, &uart_sam3_dev_cfg_0,
|
||||
PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEVICE,
|
||||
&uart_sam3_driver_api);
|
||||
|
|
@ -19,7 +19,6 @@
|
|||
#define CONFIG_I2C_1_IRQ_PRI ATMEL_SAM_I2C_TWI_40090000_IRQ_0_PRIORITY
|
||||
#define CONFIG_I2C_1_PERIPHERAL_ID ATMEL_SAM_I2C_TWI_40090000_PERIPHERAL_ID
|
||||
|
||||
#define CONFIG_UART_ATMEL_SAM3_NAME ATMEL_SAM_UART_400E0800_LABEL
|
||||
#define CONFIG_UART_SAM_PORT_0_NAME ATMEL_SAM_UART_400E0800_LABEL
|
||||
#define CONFIG_UART_SAM_PORT_0_BAUD_RATE ATMEL_SAM_UART_400E0800_CURRENT_SPEED
|
||||
|
||||
|
|
|
|||
|
|
@ -1,30 +0,0 @@
|
|||
---
|
||||
title: SAM3X UART
|
||||
id: atmel,sam3x-uart
|
||||
version: 0.1
|
||||
|
||||
description: >
|
||||
This binding gives a base representation of the SAM3X UART
|
||||
|
||||
inherits:
|
||||
- !include uart.yaml
|
||||
|
||||
properties:
|
||||
- compatible:
|
||||
type: string
|
||||
category: required
|
||||
description: compatible strings
|
||||
constraint: "atmel,sam3x-uart"
|
||||
|
||||
- reg:
|
||||
type: array
|
||||
description: mmio register space
|
||||
generation: define
|
||||
category: required
|
||||
|
||||
- interrupts:
|
||||
type: array
|
||||
category: required
|
||||
description: required interrupts
|
||||
generation: define
|
||||
...
|
||||
Loading…
Add table
Add a link
Reference in a new issue