michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: mimxrt1015_evk: Enable ADC on RT1015

Browse source 
Enables ADC on RT1015 evaluation board. Channels 1 and 13 are exposed as
pins 2 and 1 of J18 on the EVK.

Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
This commit is contained in:
Daniel DeGrasse 2021-10-11 17:24:03 -05:00 • committed by Carles Cufí
commit ac174d3075
6 changed files with 38 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

6
boards/arm/mimxrt1015_evk/doc/index.rst
View file

@ -76,6 +76,8 @@ features:
+-----------+------------+-------------------------------------+ +-----------+------------+-------------------------------------+
| USB | on-chip | USB device | | USB | on-chip | USB device |
+-----------+------------+-------------------------------------+ +-----------+------------+-------------------------------------+
| ADC | on-chip | ADC |
+-----------+------------+-------------------------------------+
The default configuration can be found in the defconfig file: The default configuration can be found in the defconfig file:
``boards/arm/mimxrt1015_evk/mimxrt1015_evk_defconfig`` ``boards/arm/mimxrt1015_evk/mimxrt1015_evk_defconfig``
@ -114,6 +116,10 @@ The MIMXRT1015 SoC has five pairs of pinmux/gpio controllers.
+---------------+-----------------+---------------------------+ +---------------+-----------------+---------------------------+
| GPIO_AD_B0_13 | LPSPI1_SDI | SPI | | GPIO_AD_B0_13 | LPSPI1_SDI | SPI |
+---------------+-----------------+---------------------------+ +---------------+-----------------+---------------------------+
| GPIO_AD_B0_14 | ADC | ADC1 Channel 1 |
+---------------+-----------------+---------------------------+
| GPIO_AD_B1_13 | ADC | ADC1 Channel 13 |
+---------------+-----------------+---------------------------+
System Clock System Clock
============ ============

4
boards/arm/mimxrt1015_evk/mimxrt1015_evk.dts
View file

@ -101,3 +101,7 @@ arduino_serial: &lpuart4 {};
zephyr_udc0: &usb1 { zephyr_udc0: &usb1 {
status = "okay"; status = "okay";
}; };
&adc1 {
status = "okay";
};

1
boards/arm/mimxrt1015_evk/mimxrt1015_evk.yaml
View file

@ -22,3 +22,4 @@ supported:
- i2c - i2c
- usb_device - usb_device
- spi - spi
- adc

13
boards/arm/mimxrt1015_evk/pinmux.c
View file

@ -106,6 +106,19 @@ static int mimxrt1015_evk_init(const struct device *dev)
IOMUXC_SW_PAD_CTL_PAD_DSE(6)); IOMUXC_SW_PAD_CTL_PAD_DSE(6));
#endif #endif
#if DT_NODE_HAS_STATUS(DT_NODELABEL(adc1), okay) & CONFIG_ADC
/* ADC1 Channels 1 and 13 exposed as pins 2 and 1 on J18 of eval board */
IOMUXC_SetPinMux(IOMUXC_GPIO_AD_B0_14_GPIO1_IO14, 0U);
IOMUXC_SetPinMux(IOMUXC_GPIO_AD_B1_13_GPIO1_IO29, 0U);
IOMUXC_SetPinMux(IOMUXC_GPIO_AD_B0_14_GPIO1_IO14,
IOMUXC_SW_PAD_CTL_PAD_SPEED(2) |
IOMUXC_SW_PAD_CTL_PAD_DSE(6));
IOMUXC_SetPinMux(IOMUXC_GPIO_AD_B1_13_GPIO1_IO29,
IOMUXC_SW_PAD_CTL_PAD_SPEED(2) |
IOMUXC_SW_PAD_CTL_PAD_DSE(6));
#endif
return 0; return 0;
} }

12
samples/drivers/adc/boards/mimxrt1015_evk.overlay Normal file
View file

@ -0,0 +1,12 @@
/*
* SPDX-License-Identifier: Apache-2.0
*
* Copyright (c) 2021 NXP
*/
/ {
zephyr,user {
/* adjust channel number according to pinmux in board.dts */
io-channels = <&adc1 13>;
};
};

3
tests/drivers/adc/adc_api/src/test_adc.c
View file

@ -300,7 +300,8 @@
defined(CONFIG_BOARD_MIMXRT1064_EVK) || \ defined(CONFIG_BOARD_MIMXRT1064_EVK) || \
defined(CONFIG_BOARD_MIMXRT1060_EVK) || \ defined(CONFIG_BOARD_MIMXRT1060_EVK) || \
defined(CONFIG_BOARD_MIMXRT1024_EVK) || \ defined(CONFIG_BOARD_MIMXRT1024_EVK) || \
defined(CONFIG_BOARD_MIMXRT1010_EVK) defined(CONFIG_BOARD_MIMXRT1010_EVK) || \
defined(CONFIG_BOARD_MIMXRT1015_EVK)
#define ADC_DEVICE_NAME DT_LABEL(DT_INST(0, nxp_mcux_12b1msps_sar)) #define ADC_DEVICE_NAME DT_LABEL(DT_INST(0, nxp_mcux_12b1msps_sar))
#define ADC_RESOLUTION 12 #define ADC_RESOLUTION 12
#define ADC_GAIN ADC_GAIN_1 #define ADC_GAIN ADC_GAIN_1