michaelh/zephyr
1
0
Fork 0
Code Releases Activity

dts: espi: Cleanup eSPI block device tree

Browse source 
Move MCHP-defined NVIC interrupts to interrupts field.

Signed-off-by: Jose Alberto Meza <jose.a.meza.arellano@intel.com>
This commit is contained in:
Jose Alberto Meza 2019-09-16 20:56:45 -07:00 • committed by Anas Nashif
commit ac16bf7f4c
2 changed files with 5 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

2
dts/arm/microchip/mec1501hsz.dtsi
View file

@ -165,9 +165,11 @@
espi0: espi@400f3400 {
compatible = "microchip,xec-espi";
reg = <0x400f3400 0x400>;
interrupts = <11 0>, <15 0>, <7 0>;
label = "ESPI_0";
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
timer0: timer@40000c00 {
compatible = "microchip,xec-timer";

21
dts/bindings/espi/microchip,xec-espi.yaml
View file

@ -15,32 +15,17 @@ properties:
description: mmio register space
required: true
agg_io_irq:
type: int
description: soc aggregated nvic irq for eSPI block
required: true
agg_vw_irq:
type: int
description: soc aggregated nvic irq for eSPI virtual wires channel
required: true
agg_pc_irq:
type: int
description: soc aggregated nvic irq for eSPI peripheral channel
required: true
io_girq:
type: int
description: soc group irq for eSPI I/O
description: soc group irq index for eSPI I/O
required: true
vw_girq:
type: int
description: soc group irq for eSPI virtual wires channel
description: soc group irq index for eSPI virtual wires channel
required: true
pc_girq:
type: int
description: soc group irq for eSPI peripheral channel
description: soc group irq index for eSPI peripheral channel
required: true