boards: frdm_mcxa153,frdm_mcxa156: add hwinfo support
1. enable hwinfo support - device_id_get - get_reset_cause - get_supported_reset_cause - clear_reset_cause 2. verified tests/drivers/hwinfo Signed-off-by: Neil Chen <cheng.chen_1@nxp.com>
This commit is contained in:
parent
d4648a6767
commit
ab3d2dc830
4 changed files with 19 additions and 1 deletions
|
@ -27,6 +27,12 @@ LOG_MODULE_REGISTER(hwinfo_cmc, CONFIG_HWINFO_LOG_LEVEL);
|
||||||
#define CMC_RESET_MASK_WATCHDOG CMC_SRS_WWDT0_MASK
|
#define CMC_RESET_MASK_WATCHDOG CMC_SRS_WWDT0_MASK
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
#ifdef CMC_SRS_CDOG1_MASK
|
||||||
|
#define CMC_RESET_MASK_CDOG (CMC_SRS_CDOG0_MASK | CMC_SRS_CDOG1_MASK)
|
||||||
|
#else
|
||||||
|
#define CMC_RESET_MASK_CDOG CMC_SRS_CDOG0_MASK
|
||||||
|
#endif
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @brief Translate from CMC reset source mask to Zephyr hwinfo sources mask.
|
* @brief Translate from CMC reset source mask to Zephyr hwinfo sources mask.
|
||||||
*
|
*
|
||||||
|
@ -77,7 +83,7 @@ static uint32_t hwinfo_mcux_cmc_xlate_reset_sources(uint32_t sources)
|
||||||
mask |= RESET_CPU_LOCKUP;
|
mask |= RESET_CPU_LOCKUP;
|
||||||
}
|
}
|
||||||
|
|
||||||
if (sources & (CMC_SRS_CDOG0_MASK | CMC_SRS_CDOG1_MASK)) {
|
if (sources & CMC_RESET_MASK_CDOG) {
|
||||||
mask |= RESET_WATCHDOG;
|
mask |= RESET_WATCHDOG;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
|
@ -132,6 +132,11 @@
|
||||||
erase-block-size = <8192>;
|
erase-block-size = <8192>;
|
||||||
write-block-size = <128>;
|
write-block-size = <128>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
uuid: uuid@1100800 {
|
||||||
|
compatible = "nxp,lpc-uid";
|
||||||
|
reg = <0x1100800 0x10>;
|
||||||
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
gpio0: gpio@40102000 {
|
gpio0: gpio@40102000 {
|
||||||
|
|
|
@ -163,6 +163,11 @@
|
||||||
erase-block-size = <8192>;
|
erase-block-size = <8192>;
|
||||||
write-block-size = <128>;
|
write-block-size = <128>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
uuid: uuid@1100800 {
|
||||||
|
compatible = "nxp,lpc-uid";
|
||||||
|
reg = <0x1100800 0x10>;
|
||||||
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
ctimer0: ctimer@40004000 {
|
ctimer0: ctimer@40004000 {
|
||||||
|
|
|
@ -13,12 +13,14 @@ config SOC_SERIES_MCXA
|
||||||
config SOC_MCXA153
|
config SOC_MCXA153
|
||||||
select CPU_CORTEX_M33
|
select CPU_CORTEX_M33
|
||||||
select HAS_MCUX_CACHE
|
select HAS_MCUX_CACHE
|
||||||
|
select HAS_MCUX_MCX_CMC
|
||||||
|
|
||||||
config SOC_MCXA156
|
config SOC_MCXA156
|
||||||
select CPU_CORTEX_M33
|
select CPU_CORTEX_M33
|
||||||
select CPU_HAS_FPU
|
select CPU_HAS_FPU
|
||||||
select ARMV8_M_DSP
|
select ARMV8_M_DSP
|
||||||
select HAS_MCUX_CACHE
|
select HAS_MCUX_CACHE
|
||||||
|
select HAS_MCUX_MCX_CMC
|
||||||
|
|
||||||
config SOC_MCXA166
|
config SOC_MCXA166
|
||||||
select CPU_CORTEX_M33
|
select CPU_CORTEX_M33
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue