soc: arm: nxp: ke1xf: use clock nodes for NXP Kinetis SCG clocks
Use a combination of fixed-clock and fixed-factor-clock devicetree nodes for describing the clock dividers/multipliers of the NXP Kinetis System Clock Generator (SCG) present in the KE1xF SoC series. Signed-off-by: Henrik Brix Andersen <hebad@vestas.com>
This commit is contained in:
parent
98170586e1
commit
a865b1bb49
6 changed files with 251 additions and 183 deletions
|
@ -7,28 +7,11 @@
|
|||
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_SCG_H_
|
||||
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_SCG_H_
|
||||
|
||||
/* SCG system clock source value */
|
||||
#define KINETIS_SCG_SCLK_SRC_SOSC 1U
|
||||
#define KINETIS_SCG_SCLK_SRC_SIRC 2U
|
||||
#define KINETIS_SCG_SCLK_SRC_FIRC 3U
|
||||
#define KINETIS_SCG_SCLK_SRC_SPLL 6U
|
||||
|
||||
/* SCG system oscillator mode */
|
||||
#define KINETIS_SCG_SOSC_MODE_EXT 0U
|
||||
#define KINETIS_SCG_SOSC_MODE_LOW_POWER 4U
|
||||
#define KINETIS_SCG_SOSC_MODE_HIGH_GAIN 12U
|
||||
|
||||
/* SCG system phase-locked loop source */
|
||||
#define KINETIS_SCG_SPLL_SRC_SOSC 0U
|
||||
#define KINETIS_SCG_SPLL_SRC_FIRC 1U
|
||||
|
||||
/* SCG clockout source */
|
||||
#define KINETIS_SCG_CLKOUT_SRC_SLOW 0U
|
||||
#define KINETIS_SCG_CLKOUT_SRC_SOSC 1U
|
||||
#define KINETIS_SCG_CLKOUT_SRC_SIRC 2U
|
||||
#define KINETIS_SCG_CLKOUT_SRC_FIRC 3U
|
||||
#define KINETIS_SCG_CLKOUT_SRC_SPLL 6U
|
||||
|
||||
/* SCG clock controller clock names */
|
||||
#define KINETIS_SCG_CORESYS_CLK 0U
|
||||
#define KINETIS_SCG_BUS_CLK 1U
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue