doc: release: 2.7: Add note about risc-v

Add risc-v general notes related to cpu bindings and ITCM/DTCM cache
linker support.

Signed-off-by: Gerson Fernando Budke <nandojve@gmail.com>
This commit is contained in:
Gerson Fernando Budke 2021-09-25 13:56:29 -03:00 committed by Anas Nashif
commit a60ce93042

View file

@ -148,6 +148,12 @@ Architectures
* AARCH64
* RISC-V
* Added support to RISC-V CPU devicetree compatible bindings
* Added support to link with ITCM & DTCM sections
* x86