doc: release: 2.7: Add note about risc-v
Add risc-v general notes related to cpu bindings and ITCM/DTCM cache linker support. Signed-off-by: Gerson Fernando Budke <nandojve@gmail.com>
This commit is contained in:
parent
607e2cbae4
commit
a60ce93042
1 changed files with 6 additions and 0 deletions
|
@ -148,6 +148,12 @@ Architectures
|
|||
* AARCH64
|
||||
|
||||
|
||||
* RISC-V
|
||||
|
||||
* Added support to RISC-V CPU devicetree compatible bindings
|
||||
* Added support to link with ITCM & DTCM sections
|
||||
|
||||
|
||||
* x86
|
||||
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue