michaelh/zephyr
1
0
Fork 0
Code Releases Activity

doc: boards: osd32mp1_brk: fix bullet list formatting

Browse source 
add missing blank lines where needed in sub-bullet lists.

Signed-off-by: Benjamin Cabé <benjamin@zephyrproject.org>
This commit is contained in:
Benjamin Cabé 2025-04-10 16:02:22 +02:00 • committed by Benjamin Cabé
commit a29c0afaa8
1 changed files with 9 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

9
boards/oct/osd32mp1_brk/doc/osd32mp1_brk.rst
View file

@ -12,6 +12,7 @@ Zephyr OS is ported to run on the Cortex®-M4 core of the STM32MP157F.
- OSD32MP15x SiP: - OSD32MP15x SiP:
- STM32MP15x microprocessor: - STM32MP15x microprocessor:
- Dual-core Arm® Cortex®-A7 up to 800 MHz, 32 bits - Dual-core Arm® Cortex®-A7 up to 800 MHz, 32 bits
- Cortex®-M4 up to 209 MHz, 32 bits - Cortex®-M4 up to 209 MHz, 32 bits
- Embedded SRAM (448 Kbytes) for Cortex®-M4. - Embedded SRAM (448 Kbytes) for Cortex®-M4.
@ -23,10 +24,12 @@ Zephyr OS is ported to run on the Cortex®-M4 core of the STM32MP157F.
- Over 100 passive components - Over 100 passive components
- Small form factor: - Small form factor:
- Dimensions: 75 mm x 46 mm (3 in x 1.8 in) - Dimensions: 75 mm x 46 mm (3 in x 1.8 in)
- Breadboard-compatible with access to 106 I/Os via two 2x30 100-mil headers - Breadboard-compatible with access to 106 I/Os via two 2x30 100-mil headers
- Built-in features: - Built-in features:
- μUSB - μUSB
- ST-Link header - ST-Link header
- UART - UART
@ -59,9 +62,11 @@ The OSD32MP15x SiP in integration with the STM32MP17 SoC provides the following
- 512 MB DDR3L memory (on SiP) - 512 MB DDR3L memory (on SiP)
- 708 Kbytes of internal SRAM: - 708 Kbytes of internal SRAM:
- 256 KB AXI SYSRAM - 256 KB AXI SYSRAM
- 384 KB AHB SRAM - 384 KB AHB SRAM
- 64 KB AHB SRAM in backup domain - 64 KB AHB SRAM in backup domain
- Dual mode Quad-SPI memory interface - Dual mode Quad-SPI memory interface
- Flexible external memory controller with up to 16-bit data bus - Flexible external memory controller with up to 16-bit data bus
- Integrated 4 KB EEPROM (on SiP) - Integrated 4 KB EEPROM (on SiP)
@ -73,12 +78,16 @@ The OSD32MP15x SiP in integration with the STM32MP17 SoC provides the following
- Clock management: - Clock management:
- Internal oscillators: - Internal oscillators:
- 64 MHz HSI oscillator - 64 MHz HSI oscillator
- 4 MHz CSI oscillator - 4 MHz CSI oscillator
- 32 kHz LSI oscillator - 32 kHz LSI oscillator
- External oscillators: - External oscillators:
- 8-48 MHz HSE oscillator - 8-48 MHz HSE oscillator
- 32.768 kHz LSE oscillator - 32.768 kHz LSE oscillator
- 6 × PLLs with fractional mode - 6 × PLLs with fractional mode
- MEMS oscillator (on SiP) - MEMS oscillator (on SiP)