zephyr: replace zephyr integer types with C99 types
git grep -l 'u\(8\|16\|32\|64\)_t' | \ xargs sed -i "s/u\(8\|16\|32\|64\)_t/uint\1_t/g" git grep -l 's\(8\|16\|32\|64\)_t' | \ xargs sed -i "s/s\(8\|16\|32\|64\)_t/int\1_t/g" Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
This commit is contained in:
parent
ee6fa31af6
commit
a1b77fd589
2364 changed files with 32505 additions and 32505 deletions
|
@ -55,17 +55,17 @@ static struct device *idc;
|
|||
extern void __start(void);
|
||||
|
||||
struct cpustart_rec {
|
||||
u32_t cpu;
|
||||
uint32_t cpu;
|
||||
|
||||
arch_cpustart_t fn;
|
||||
char *stack_top;
|
||||
void *arg;
|
||||
u32_t vecbase;
|
||||
uint32_t vecbase;
|
||||
|
||||
u32_t alive;
|
||||
uint32_t alive;
|
||||
|
||||
/* padding to cache line */
|
||||
u8_t padding[XCHAL_DCACHE_LINESIZE - 6 * 4];
|
||||
uint8_t padding[XCHAL_DCACHE_LINESIZE - 6 * 4];
|
||||
};
|
||||
|
||||
static __aligned(XCHAL_DCACHE_LINESIZE)
|
||||
|
@ -76,7 +76,7 @@ static void *mp_top;
|
|||
static void mp_entry2(void)
|
||||
{
|
||||
volatile int ps, ie;
|
||||
u32_t idc_reg;
|
||||
uint32_t idc_reg;
|
||||
|
||||
/* Copy over VECBASE from the main CPU for an initial value
|
||||
* (will need to revisit this if we ever allow a user API to
|
||||
|
@ -149,8 +149,8 @@ __asm__("\n"
|
|||
*/
|
||||
void z_mp_entry(void)
|
||||
{
|
||||
*(u32_t *)CONFIG_SRAM_BASE_ADDRESS = 0xDEADBEEF;
|
||||
SOC_DCACHE_FLUSH((u32_t *)CONFIG_SRAM_BASE_ADDRESS, 64);
|
||||
*(uint32_t *)CONFIG_SRAM_BASE_ADDRESS = 0xDEADBEEF;
|
||||
SOC_DCACHE_FLUSH((uint32_t *)CONFIG_SRAM_BASE_ADDRESS, 64);
|
||||
|
||||
mp_stack_switch(mp_top, mp_entry2);
|
||||
}
|
||||
|
@ -158,8 +158,8 @@ void z_mp_entry(void)
|
|||
void arch_start_cpu(int cpu_num, k_thread_stack_t *stack, int sz,
|
||||
arch_cpustart_t fn, void *arg)
|
||||
{
|
||||
u32_t vecbase;
|
||||
u32_t idc_reg;
|
||||
uint32_t vecbase;
|
||||
uint32_t idc_reg;
|
||||
|
||||
__ASSERT(cpu_num == 1, "Only supports only two CPUs!");
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue