michaelh/zephyr
1
0
Fork 0
Code Releases Activity

xtensa: rename z_arch_irq_is_enabled for multi-level interrupts

Browse source 
This follows the z_arch_irq_en-/dis-able() so that the SoC
definitions are responsible for functions related to multi-level
interrupts.

Signed-off-by: Daniel Leung <daniel.leung@intel.com>
This commit is contained in:
Daniel Leung 2019-08-27 11:07:19 -07:00 • committed by Anas Nashif
commit 984002de6d
2 changed files with 6 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
arch/xtensa/core/xtensa-asm2.c
View file

@ -222,7 +222,7 @@ void *xtensa_excint1_c(int *interrupted_stack)
return z_get_next_switch_handle(interrupted_stack); return z_get_next_switch_handle(interrupted_stack);
} }
int z_arch_irq_is_enabled(unsigned int irq) int z_xtensa_irq_is_enabled(unsigned int irq)
{ {
u32_t ie; u32_t ie;

6
include/arch/xtensa/irq.h
View file

@ -34,6 +34,8 @@
#define z_arch_irq_enable(irq) z_soc_irq_enable(irq) #define z_arch_irq_enable(irq) z_soc_irq_enable(irq)
#define z_arch_irq_disable(irq) z_soc_irq_disable(irq) #define z_arch_irq_disable(irq) z_soc_irq_disable(irq)
#define z_arch_irq_is_enabled(irq) z_soc_irq_is_enabled(irq)
#else #else
#define CONFIG_NUM_IRQS XCHAL_NUM_INTERRUPTS #define CONFIG_NUM_IRQS XCHAL_NUM_INTERRUPTS
@ -41,6 +43,8 @@
#define z_arch_irq_enable(irq) z_xtensa_irq_enable(irq) #define z_arch_irq_enable(irq) z_xtensa_irq_enable(irq)
#define z_arch_irq_disable(irq) z_xtensa_irq_disable(irq) #define z_arch_irq_disable(irq) z_xtensa_irq_disable(irq)
#define z_arch_irq_is_enabled(irq) z_xtensa_irq_is_enabled(irq)
#endif #endif
/** /**
@ -92,7 +96,7 @@ static ALWAYS_INLINE bool z_arch_irq_unlocked(unsigned int key)
return (key & 0xf) == 0; /* INTLEVEL field */ return (key & 0xf) == 0; /* INTLEVEL field */
} }
extern int z_arch_irq_is_enabled(unsigned int irq); extern int z_xtensa_irq_is_enabled(unsigned int irq);
#include <irq.h> #include <irq.h>