michaelh/zephyr
1
0
Fork 0
Code Releases Activity

dts: esp32: enhance memory regions description

Browse source 
Add regions to .dtsi files to better describe SoCs memory

Signed-off-by: Marcio Ribeiro <marcio.ribeiro@espressif.com>
This commit is contained in:
Marcio Ribeiro 2024-10-23 16:37:15 -03:00 • committed by Benjamin Cabé
commit 98277c9889
7 changed files with 73 additions and 19 deletions
Download patch file Download diff file Expand all files Collapse all files

13
dts/riscv/espressif/esp32c2/esp32c2_common.dtsi
View file

@ -56,9 +56,16 @@
compatible = "simple-bus";
ranges;
sram0: memory@3fc7c000 {
compatible = "mmio-sram";
reg = <0x3fc7c000 0x50000>;
sram0: memory@40370000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x40370000 DT_SIZE_K(16)>;
zephyr,memory-region = "SRAM0";
};
sram1: memory@3fca0000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x3fca0000 DT_SIZE_K(256)>;
zephyr,memory-region = "SRAM1";
};
intc: interrupt-controller@600c2000 {

13
dts/riscv/espressif/esp32c3/esp32c3_common.dtsi
View file

@ -80,9 +80,16 @@
compatible = "simple-bus";
ranges;
sram0: memory@3fc7c000 {
compatible = "mmio-sram";
reg = <0x3fc7c000 0x50000>;
sram0: memory@40370000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x40370000 DT_SIZE_K(16)>;
zephyr,memory-region = "SRAM0";
};
sram1: memory@3fc80000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x3fc80000 DT_SIZE_K(384)>;
zephyr,memory-region = "SRAM1";
};
intc: interrupt-controller@600c2000 {

13
dts/riscv/espressif/esp32c6/esp32c6_common.dtsi
View file

@ -67,9 +67,16 @@
compatible = "simple-bus";
ranges;
sram0: memory@40800000 {
compatible = "mmio-sram";
reg = <0x40800000 0x50000>;
sramhp: memory@40800000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x40800000 DT_SIZE_K(512)>;
zephyr,memory-region = "SRAMHP";
};
sramlp: memory@50000000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x50000000 DT_SIZE_K(16)>;
zephyr,memory-region = "SRAMLP ";
};
intc: interrupt-controller@60010000 {

19
dts/xtensa/espressif/esp32/esp32_common.dtsi
View file

@ -94,9 +94,22 @@
};
soc {
sram0: memory@3ffb0000 {
compatible = "mmio-sram";
reg = <0x3FFB0000 0x2c200>;
sram0: memory@40070000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x40070000 DT_SIZE_K(192)>;
zephyr,memory-region = "SRAM0";
};
sram1: memory@3ffe0000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x3ffe0000 DT_SIZE_K(128)>;
zephyr,memory-region = "SRAM1";
};
sram2: memory@3ffae000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x3ffae000 DT_SIZE_K(200)>;
zephyr,memory-region = "SRAM2";
};
ipmmem0: memory@3ffe5230 {

11
dts/xtensa/espressif/esp32s2/esp32s2_common.dtsi
View file

@ -80,8 +80,15 @@
ranges;
sram0: memory@3ffb0000 {
compatible = "mmio-sram";
reg = <0x3ffb0000 0x50000>;
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x3ffb0000 DT_SIZE_K(32)>;
zephyr,memory-region = "SRAM0";
};
sram1: memory@3ffb8000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x3ffb8000 DT_SIZE_K(288)>;
zephyr,memory-region = "SRAM1";
};
intc: interrupt-controller@3f4c2000 {

4
dts/xtensa/espressif/esp32s3/esp32s3_appcpu.dtsi
View file

@ -6,7 +6,7 @@
#include "esp32s3_common.dtsi"
&sram0 {
reg = <0x3fc88000 DT_SIZE_K(10)>;
&sram1 {
reg = <0x3fc88000 DT_SIZE_K(416)>;
status = "okay";
};

19
dts/xtensa/espressif/esp32s3/esp32s3_common.dtsi
View file

@ -86,9 +86,22 @@
compatible = "simple-bus";
ranges;
sram0: memory@3fc88000 {
compatible = "mmio-sram";
reg = <0x3fc88000 0x77FFF>;
sram0: memory@40370000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x40370000 DT_SIZE_K(32)>;
zephyr,memory-region = "SRAM0";
};
sram1: memory@3fc88000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x3fc88000 DT_SIZE_K(416)>;
zephyr,memory-region = "SRAM1";
};
sram2: memory@3fcf0000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x3fcf0000 DT_SIZE_K(64)>;
zephyr,memory-region = "SRAM2";
};
ipmmem0: memory@3fcb2000 {