michaelh/zephyr
1
0
Fork 0
Code Releases Activity

include: bindings: stm32wba clock domain definition

Browse source 
Add the clock domain definition for the stm32wba CCIPR

Signed-off-by: Francois Ramu <francois.ramu@st.com>
This commit is contained in:
Francois Ramu 2024-08-12 09:27:35 +02:00 • committed by Benjamin Cabé
commit 95728178f5
1 changed files with 6 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

7
include/zephyr/dt-bindings/clock/stm32wba_clock.h
View file

@ -10,7 +10,8 @@
/** Peripheral clock sources */
/* RM0493, Figure 30, clock tree */
/* RM0493, Figure 34, clock tree */
/* RM0515, Figure 36, clock tree */
/** System clock */
/* defined in stm32_common_clocks.h */
@ -56,7 +57,11 @@
/** CCIPR1 devices */
#define USART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 0, CCIPR1_REG)
#define USART2_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 2, CCIPR1_REG)
#define USART3_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 4, CCIPR1_REG)
#define I2C1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 10, CCIPR1_REG)
#define I2C2_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 12, CCIPR1_REG)
#define I2C4_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 14, CCIPR1_REG)
#define SPI2_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 16, CCIPR1_REG)
#define LPTIM2_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 18, CCIPR1_REG)
#define SPI1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 20, CCIPR1_REG)
#define SYSTICK_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 22, CCIPR1_REG)