From 927445325c78157a9f4b35a5fd8431fd7f390688 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Manuel=20Arg=C3=BCelles?= <manuel.arguelles@nxp.com>
Date: Tue, 14 Nov 2023 21:16:33 +0700
Subject: [PATCH] soc: nxp_s32: s32ze: include device headers in soc.h
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

To simplify the inclusion of device headers in common code for
NXP S32 devices, make sure all SoCs are including their respective
device headers. This PR adds the missing headers for S32Z/E.

Signed-off-by: Manuel Argüelles <manuel.arguelles@nxp.com>
---
 soc/arm/nxp_s32/s32ze/soc.h | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/soc/arm/nxp_s32/s32ze/soc.h b/soc/arm/nxp_s32/s32ze/soc.h
index 1a3ea631173..f7c96aa2ed9 100644
--- a/soc/arm/nxp_s32/s32ze/soc.h
+++ b/soc/arm/nxp_s32/s32ze/soc.h
@@ -10,6 +10,12 @@
 /* Do not let CMSIS to handle GIC */
 #define __GIC_PRESENT 0
 
+#if defined(CONFIG_SOC_S32Z27_R52)
+#include <S32Z2.h>
+#else
+#error "SoC not supported"
+#endif
+
 /* Aliases for peripheral base addresses */
 
 /* SIUL2 */