soc: npcx: add support for npcx9mfp
Add new SoC npcx9mfp support for npcx9 series. Signed-off-by: Jun Lin <CHLin56@nuvoton.com>
This commit is contained in:
parent
a51bd53cef
commit
91fdef0783
5 changed files with 64 additions and 0 deletions
48
dts/arm/nuvoton/npcx9mfp.dtsi
Normal file
48
dts/arm/nuvoton/npcx9mfp.dtsi
Normal file
|
@ -0,0 +1,48 @@
|
|||
/*
|
||||
* Copyright (c) 2023 Nuvoton Technology Corporation.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
|
||||
#include <mem.h>
|
||||
#include "npcx/npcx9.dtsi"
|
||||
|
||||
/ {
|
||||
flash0: flash@10058000 {
|
||||
reg = <0x10058000 DT_SIZE_K(416)>;
|
||||
};
|
||||
|
||||
flash1: flash@64000000 {
|
||||
reg = <0x64000000 DT_SIZE_K(1024)>;
|
||||
};
|
||||
|
||||
sram0: memory@200c0000 {
|
||||
compatible = "mmio-sram";
|
||||
reg = <0x200C0000 DT_SIZE_K(92)>;
|
||||
};
|
||||
|
||||
/* RAM space used by Booter */
|
||||
bootloader_ram: memory@200d7000 {
|
||||
compatible = "mmio-sram";
|
||||
reg = <0x200D7000 DT_SIZE_K(4)>;
|
||||
};
|
||||
|
||||
soc-id {
|
||||
device-id = <0x2b>;
|
||||
};
|
||||
};
|
||||
|
||||
&qspi_fiu0 {
|
||||
int_flash: w25q80@0 {
|
||||
compatible ="nuvoton,npcx-fiu-nor";
|
||||
size = <DT_SIZE_M(1 * 8)>;
|
||||
reg = <0>;
|
||||
status = "okay";
|
||||
|
||||
/* quad spi bus configuration of nor flash device */
|
||||
qspi-flags = <NPCX_QSPI_SW_CS1>;
|
||||
mapped-addr = <0x64000000>;
|
||||
pinctrl-0 = <&int_flash_sl>;
|
||||
pinctrl-names = "default";
|
||||
};
|
||||
};
|
|
@ -42,6 +42,7 @@ config NPCX_HEADER_CHIP
|
|||
default "npcx9m3" if SOC_NPCX9M3F
|
||||
default "npcx9m6" if SOC_NPCX9M6F
|
||||
default "npcx9m7" if SOC_NPCX9M7F
|
||||
default "npcx9mfp" if SOC_NPCX9MFP
|
||||
default "npcx4m3" if SOC_NPCX4M3F
|
||||
default "npcx4m8" if SOC_NPCX4M8F
|
||||
|
||||
|
|
|
@ -53,6 +53,7 @@ CHIPS_INFO = {
|
|||
'npcx9m3': {'ram_address': 0x10080000, 'ram_size': 0x50000},
|
||||
'npcx9m6': {'ram_address': 0x10090000, 'ram_size': 0x40000},
|
||||
'npcx9m7': {'ram_address': 0x10070000, 'ram_size': 0x60000},
|
||||
'npcx9mfp': {'ram_address': 0x10058000, 'ram_size': 0x80000},
|
||||
'npcx4m3': {'ram_address': 0x10088000, 'ram_size': 0x50000},
|
||||
'npcx4m8': {'ram_address': 0x10060000, 'ram_size': 0x7c800},
|
||||
}
|
||||
|
|
11
soc/arm/nuvoton_npcx/npcx9/Kconfig.defconfig.npcx9mfp
Normal file
11
soc/arm/nuvoton_npcx/npcx9/Kconfig.defconfig.npcx9mfp
Normal file
|
@ -0,0 +1,11 @@
|
|||
# Nuvoton Cortex-M4 Embedded Controller
|
||||
|
||||
# Copyright (c) 2023 Nuvoton Technology Corporation.
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
if SOC_NPCX9MFP
|
||||
|
||||
config SOC
|
||||
default "npcx9mfp"
|
||||
|
||||
endif # SOC_NPCX9MFP
|
|
@ -16,4 +16,7 @@ config SOC_NPCX9M6F
|
|||
config SOC_NPCX9M7F
|
||||
bool "NPCX9M7F"
|
||||
|
||||
config SOC_NPCX9MFP
|
||||
bool "NPCX9MFP"
|
||||
|
||||
endchoice
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue