boards: nrf52*: use DT to configure regulators

Instead of board level options selecting SOC_DCDC_NRF52X or
SOC_DCDC_NRF52X_HV.

Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
This commit is contained in:
Gerard Marull-Paretas 2024-06-20 10:23:10 +02:00 committed by Fabio Baltieri
commit 9097d5dac5
116 changed files with 282 additions and 604 deletions

View file

@ -4,12 +4,6 @@
# Copyright (c) 2024 Jacob Winther
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_ADAFRUIT_FEATHER_NRF52840_EXPRESS || BOARD_ADAFRUIT_FEATHER_NRF52840_SENSE
if BOARD_ADAFRUIT_FEATHER_NRF52840_SENSE
config BOARD_SERIAL_BACKEND_CDC_ACM
bool "USB CDC"

View file

@ -55,6 +55,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -3,12 +3,6 @@
# Copyright (c) 2022 Embla Flatlandsmo <embla.flatlandsmo@gmail.com>
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_ADAFRUIT_ITSYBITSY
config BOARD_SERIAL_BACKEND_CDC_ACM
bool "USB CDC"
default y

View file

@ -52,6 +52,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# nRF52 Adafruit Feather board configuration
# Copyright (c) 2018 LEDCity AG
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_NRF52_ADAFRUIT_FEATHER

View file

@ -70,6 +70,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&uicr {
gpio-as-nreset;
};

View file

@ -1,10 +0,0 @@
# Degu Evaluation Kit configuration
# Copyright (c) 2019 Atmark Techno, Inc.
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_DEGU_EVK

View file

@ -88,6 +88,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status ="okay";
};

View file

@ -1,10 +0,0 @@
# Blue Clover PLT Demo V2 Configuration
# Copyright (c) 2021 Blue Clover
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_BLUECLOVER_PLT_DEMO_V2_NRF52832

View file

@ -50,6 +50,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&uicr {
gpio-as-nreset;
};

View file

@ -1,8 +0,0 @@
# Copyright (c) 2024 bytesatwork AG
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_BYTESENSI_L

View file

@ -57,6 +57,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&gpiote {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# ABC board configuration
# Copyright (c) 2020 Analog Life LLC
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_CONTEXTUALELECTRONICS_ABC

View file

@ -25,6 +25,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&uicr {
gpio-as-nreset;
};

View file

@ -1,16 +0,0 @@
# Copyright (c) 2024 Luis Ubieda
# SPDX-License-Identifier: Apache-2.0
if BOARD_CROXEL_CX1825
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
config BOARD_ENABLE_DCDC_HV
bool "High Voltage DCDC converter"
select SOC_DCDC_NRF52X_HV
default y
endif # BOARD_CROXEL_CX1825

View file

@ -57,6 +57,14 @@
};
};
&reg0 {
status = "okay";
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -3,19 +3,7 @@
# Copyright (c) 2024 CTHINGS.CO
# SPDX-License-Identifier: Apache-2.0
if BOARD_CTCC
if BOARD_CTCC_NRF52840
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
config BOARD_SERIAL_BACKEND_CDC_ACM
bool "USB CDC"
default y
endif # BOARD_CTCC_NRF52840
endif # BOARD_CTCC
depends on BOARD_CTCC_NRF52840

View file

@ -69,6 +69,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&gpiote {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# Electronut Labs Blip board configuration
# Copyright (c) 2018 Electronut Labs
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_NRF52840_BLIP

View file

@ -63,6 +63,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# Electronut Labs Papyr board configuration
# Copyright (c) 2018 Electronut Labs
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_NRF52840_PAPYR

View file

@ -82,6 +82,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# BL652 DVK board configuration
# Copyright (c) 2019 Laird Connectivity
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_BL652_DVK

View file

@ -65,6 +65,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# BL653 DVK board configuration
# Copyright (c) 2020 Laird Connectivity
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_BL653_DVK

View file

@ -88,6 +88,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# BL654 DVK board configuration
# Copyright (c) 2019 Laird Connectivity
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_BL654_DVK

View file

@ -88,6 +88,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# BL654 Sensor Board configuration
# Copyright (c) 2021 Laird Connectivity
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_BL654_SENSOR_BOARD

View file

@ -53,6 +53,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -3,12 +3,6 @@
# Copyright (c) 2021 Laird Connectivity
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_BL654_USB
config BL654_USB_SERIAL_BACKEND_CDCACM
bool "Use CDC ACM UART as backend for BL654 USB adapter"
default y if !USB_DEVICE_BLUETOOTH

View file

@ -48,6 +48,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&uicr {
gpio-as-nreset;
};

View file

@ -1,10 +0,0 @@
# BT510 board configuration
# Copyright (c) 2020 Laird Connectivity
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_BT510

View file

@ -69,6 +69,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# BT610 board configuration
# Copyright (c) 2021 Laird Connectivity
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_BT610

View file

@ -122,6 +122,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&pwm0 {
status = "okay";
pinctrl-0 = <&pwm0_default>;

View file

@ -1,8 +0,0 @@
# Copyright (c) 2022 Laird Connectivity
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_MG100

View file

@ -69,6 +69,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# Pinnacle(TM) 100 DVK board configuration
#
# Copyright (c) 2020 Laird Connectivity
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_PINNACLE_100_DVK

View file

@ -85,6 +85,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status ="okay";
};

View file

@ -1,10 +0,0 @@
# nRF52832-MDK board configuration
# Copyright (c) 2018 makerdiary.com.
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_NRF52832_MDK

View file

@ -86,6 +86,10 @@
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&uicr {
gpio-as-nreset;
};

View file

@ -1,10 +0,0 @@
# nRF52840-MDK board configuration
# Copyright (c) 2018 makerdiary.com
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_NRF52840_MDK

View file

@ -85,6 +85,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -4,18 +4,10 @@
# Copyright (c) 2018 Nordic Semiconductor ASA
# SPDX-License-Identifier: Apache-2.0
if BOARD_NRF52840_MDK_USB_DONGLE
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
config BOARD_HAS_NRF5_BOOTLOADER
bool "Board has nRF5 bootloader"
default y
depends on BOARD_NRF52840_MDK_USB_DONGLE
help
If selected, applications are linked so that they can be loaded by Nordic
nRF5 bootloader.
endif # BOARD_NRF52840_MDK_USB_DONGLE

View file

@ -83,6 +83,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&gpiote {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# nRF21540 DK NRF52840 board configuration
# Copyright (c) 2020 Nordic Semiconductor ASA
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_NRF21540DK

View file

@ -146,6 +146,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# nRF52833 DK NRF52833 board configuration
# Copyright (c) 2019 Nordic Semiconductor ASA
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_NRF52833DK

View file

@ -93,6 +93,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&sw_pwm {
status ="okay";
channel-gpios = <&gpio0 13 PWM_POLARITY_INVERTED>;

View file

@ -123,6 +123,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,19 +0,0 @@
# nRF52840 DK NRF52840 board configuration
# Copyright (c) 2016 Nordic Semiconductor ASA
# SPDX-License-Identifier: Apache-2.0
if BOARD_NRF52840DK
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
config BOARD_ENABLE_DCDC_HV
bool "High Voltage DCDC converter"
select SOC_DCDC_NRF52X_HV
default y
depends on SOC_NRF52840_QIAA
endif # BOARD_NRF52840DK

View file

@ -93,6 +93,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -134,6 +134,14 @@
};
};
&reg0 {
status = "okay";
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -5,16 +5,6 @@
if BOARD_NRF52840DONGLE
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
config BOARD_ENABLE_DCDC_HV
bool "High Voltage DCDC converter"
select SOC_DCDC_NRF52X_HV
default y
config BOARD_HAS_NRF5_BOOTLOADER
bool "Board has nRF5 bootloader"
default y

View file

@ -91,6 +91,14 @@
};
};
&reg0 {
status = "okay";
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -5,11 +5,6 @@
if BOARD_NRF52DK
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
# BT_CTLR depends on BT. When BT is enabled we should default to also
# enabling the controller.
config BT_CTLR

View file

@ -85,6 +85,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -87,6 +87,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -134,6 +134,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -11,11 +11,6 @@ config BOARD_NRF9160DK
if BOARD_NRF9160DK_NRF52840
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
module = BOARD_NRF9160DK
module-str = Board Control
source "subsys/logging/Kconfig.template.log_config"

View file

@ -141,6 +141,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&uicr {
gpio-as-nreset;
};

View file

@ -1,18 +0,0 @@
# PAN1770 EVB configuration
# Copyright (c) 2022 Panasonic Industrial Devices Europe GmbH
# SPDX-License-Identifier: Apache-2.0
if BOARD_PAN1770_EVB
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
config BOARD_ENABLE_DCDC_HV
bool "High Voltage DCDC converter"
select SOC_DCDC_NRF52X_HV
default y
endif # BOARD_PAN1770_EVB

View file

@ -133,6 +133,14 @@
};
};
&reg0 {
status = "okay";
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,18 +0,0 @@
# PAN1780 EVB configuration
# Copyright (c) 2022 Panasonic Industrial Devices Europe GmbH
# SPDX-License-Identifier: Apache-2.0
if BOARD_PAN1780_EVB
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
config BOARD_ENABLE_DCDC_HV
bool "High Voltage DCDC converter"
select SOC_DCDC_NRF52X_HV
default y
endif # BOARD_PAN1780_EVB

View file

@ -133,6 +133,14 @@
};
};
&reg0 {
status = "okay";
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# PAN1781 EVB configuration
# Copyright (c) 2022 Panasonic Industrial Devices Europe GmbH
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_PAN1781_EVB

View file

@ -92,6 +92,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&sw_pwm {
status ="okay";
channel-gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;

View file

@ -1,10 +0,0 @@
# PAN1782 EVB configuration
# Copyright (c) 2022 Panasonic Industrial Devices Europe GmbH
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_PAN1782_EVB

View file

@ -94,6 +94,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# Particle Argon configuration
# Copyright (c) 2018 Matthias Boesl
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_PARTICLE_ARGON

View file

@ -32,6 +32,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&uicr {
gpio-as-nreset;
};

View file

@ -1,10 +0,0 @@
# Particle Boron configuration
# Copyright (c) 2018 Peter Bigot Consulting, LLC
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_PARTICLE_BORON

View file

@ -36,6 +36,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&uicr {
gpio-as-nreset;
};

View file

@ -1,10 +0,0 @@
# Particle Xenon configuration
# Copyright (c) 2018 Endre Karlson
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_PARTICLE_XENON

View file

@ -32,6 +32,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&uicr {
gpio-as-nreset;
};

View file

@ -1,10 +0,0 @@
# reel board configuration
# Copyright (c) 2018-2019 PHYTEC Messtechnik GmbH
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_REEL_BOARD

View file

@ -94,6 +94,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&uicr {
gpio-as-nreset;
};

View file

@ -1,10 +0,0 @@
# DecaWave DWM1001 DEV board configuration
# Copyright (c) 2019 Stéphane D'Alu
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_DECAWAVE_DWM1001_DEV

View file

@ -80,6 +80,10 @@
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,18 +0,0 @@
# RAKWIRELESS RAK4631 Board configuration
# Copyright (c) 2024 Kelly Helmut Lord
# SPDX-License-Identifier: Apache-2.0
if BOARD_RAK4631
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
config BOARD_ENABLE_DCDC_HV
bool "High Voltage DCDC converter"
select SOC_DCDC_NRF52X_HV
default y
endif # BOARD_RAK4631

View file

@ -44,6 +44,14 @@
};
};
&reg0 {
status = "okay";
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# Raytac MDBT50Q-DB-33 nRF52833 board configuration
# Copyright (c) 2019 Nordic Semiconductor ASA
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_RAYTAC_MDBT50Q_DB_33

View file

@ -89,6 +89,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,18 +0,0 @@
# Raytac MDBT50Q-DB-40 nRF52840 board configuration
# Copyright (c) 2022 Raytac Corporation
# SPDX-License-Identifier: Apache-2.0
if BOARD_RAYTAC_MDBT50Q_DB_40
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
config BOARD_ENABLE_DCDC_HV
bool "High Voltage DCDC converter"
select SOC_DCDC_NRF52X_HV
default y
endif # BOARD_RAYTAC_MDBT50Q_DB_40

View file

@ -89,6 +89,14 @@
};
};
&reg0 {
status = "okay";
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# Ruuvi-RuuviTag board configuration
# Copyright (c) 2020 Ruuvi Innovations Ltd (Oy)
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_RUUVI_RUUVITAG

View file

@ -55,6 +55,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,18 +0,0 @@
# XIAO BLE board configuration
# Copyright (c) 2022 Marcin Niestroj
# SPDX-License-Identifier: Apache-2.0
if BOARD_XIAO_BLE
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
config BOARD_ENABLE_DCDC_HV
bool "High Voltage DCDC converter"
select SOC_DCDC_NRF52X_HV
default y
endif # BOARD_XIAO_BLE

View file

@ -57,6 +57,14 @@
};
};
&reg0 {
status = "okay";
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,19 +0,0 @@
# Sparkfun micromod board configuration
# Copyright (c) 2024 Jerónimo Agulló <jeronimoagullo97@gmail.com>
# SPDX-License-Identifier: Apache-2.0
if BOARD_MICROMOD_NRF52840
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
config BOARD_ENABLE_DCDC_HV
bool "High Voltage DCDC converter"
select SOC_DCDC_NRF52X_HV
default y
depends on SOC_NRF52840_QIAA
endif # BOARD_MICROMOD_NRF52840

View file

@ -61,6 +61,14 @@
};
};
&reg0 {
status = "okay";
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# BMD-300-EVAL, BMD-301-EVAL, and BMD-350-EVAL board configuration
# Copyright (c) 2021 u-blox AG
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_UBX_BMD300EVAL

View file

@ -133,6 +133,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -3,12 +3,6 @@
# Copyright (c) 2021 u-blox AG
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_UBX_BMD330EVAL
# BT_CTLR depends on BT. When BT is enabled we should default to also
# enabling the controller.
config BT_CTLR

View file

@ -133,6 +133,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -1,10 +0,0 @@
# BMD-340-EVAL board configuration
# Copyright (c) 2021 u-blox AG
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_UBX_BMD340EVAL

View file

@ -132,6 +132,10 @@
};
};
&reg1 {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

View file

@ -3,12 +3,6 @@
# Copyright (c) 2021 u-blox AG
# SPDX-License-Identifier: Apache-2.0
config BOARD_ENABLE_DCDC
bool "DCDC mode"
select SOC_DCDC_NRF52X
default y
depends on BOARD_UBX_BMD360EVAL
# BT_CTLR depends on BT. When BT is enabled we should default to also
# enabling the controller.
config BT_CTLR

View file

@ -133,6 +133,10 @@
};
};
&reg {
regulator-initial-mode = <NRF5X_REG_MODE_DCDC>;
};
&adc {
status = "okay";
};

Some files were not shown because too many files have changed in this diff Show more