michaelh/zephyr
1
0
Fork 0
Code Releases Activity

First commit

Browse source 
Signed-off-by:  <inaky.perez-gonzalez@intel.com>
This commit is contained in:
Inaky Perez-Gonzalez 2015-04-10 16:44:37 -07:00
commit 8ddf82cf70
1063 changed files with 163901 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

57
include/sw_isr_table.h Normal file
View file

@ -0,0 +1,57 @@
/* sw_isr_table.h - software-managed ISR table */
/*
* Copyright (c) 2014, Wind River Systems, Inc.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1) Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* 2) Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* 3) Neither the name of Wind River Systems nor the names of its contributors
* may be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
/*
DESCRIPTION
Data types for a software-managed ISR table, with a parameter per-ISR.
*/
#ifndef _SW_ISR_TABLE__H_
#define _SW_ISR_TABLE__H_
#if !defined(_ASMLANGUAGE)
/*
* Note the order: arg first, then ISR. This allows a table entry to be
* loaded arg -> r0, isr -> r3 in _IsrWrapper with one ldmia instruction,
* on ARM Cortex-M (Thumb2).
*/
struct _IsrTableEntry {
void *arg;
void (*isr)(void *);
};
typedef struct _IsrTableEntry _IsrTableEntry_t;
extern _IsrTableEntry_t _IsrTable[CONFIG_NUM_IRQS];
#endif /* _ASMLANGUAGE */
#endif /* _SW_ISR_TABLE__H_ */