michaelh/zephyr
1
0
Fork 0
Code Releases Activity

soc: it8xxx2: cleanup: Obsolete PS/2 registers definitions removal

Browse source 
Removed the obsolete PS/2 registers definitions
for the PS/2 module was removed from the chip

Signed-off-by: BJ Chen <bj.chen@ite.com.tw>
This commit is contained in:
BJ Chen 2021-11-25 17:24:50 +08:00 • committed by Maureen Helm
commit 8d895a7d7a
1 changed files with 0 additions and 37 deletions
Download patch file Download diff file Expand all files Collapse all files

37
soc/riscv/riscv-ite/common/chip_chipregs.h
View file

@ -545,43 +545,6 @@
#define GPCR_PORT_PIN_MODE_PULLUP BIT(2)
#define GPCR_PORT_PIN_MODE_PULLDOWN BIT(1)
/**
*
* (17XXh) PS/2 Interface Register
*
*/
#define PSCTL1 ECREG(EC_REG_BASE_ADDR + 0x1700)
#define PSCTL2 ECREG(EC_REG_BASE_ADDR + 0x1701)
#define PSCTL3 ECREG(EC_REG_BASE_ADDR + 0x1702)
#define PSINT1 ECREG(EC_REG_BASE_ADDR + 0x1704)
#define PSINT2 ECREG(EC_REG_BASE_ADDR + 0x1705)
#define PSINT3 ECREG(EC_REG_BASE_ADDR + 0x1706)
#define PSSTS1 ECREG(EC_REG_BASE_ADDR + 0x1708)
#define PSSTS2 ECREG(EC_REG_BASE_ADDR + 0x1709)
#define PSSTS3 ECREG(EC_REG_BASE_ADDR + 0x170A)
#define PSDAT1 ECREG(EC_REG_BASE_ADDR + 0x170C)
#define PSDAT2 ECREG(EC_REG_BASE_ADDR + 0x170D)
#define PSDAT3 ECREG(EC_REG_BASE_ADDR + 0x170E)
/* PS/2 Control Register */
#define DCEN BIT(4)
#define TRMS BIT(3)
#define PSHE BIT(2)
#define CCLK BIT(1)
#define CDAT BIT(0)
/* PS/2 Interrupt Control Register */
#define TDIE BIT(2)
#define SIE BIT(1)
#define SMIE BIT(0)
/* PS/2 Status Register */
#define FER BIT(5)
#define PER BIT(4)
#define TDS BIT(3)
#define SS BIT(2)
#define CLS BIT(1)
#define DLS BIT(0)
/*
* IT8XXX2 register structure size/offset checking macro function to mitigate