michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: stm32f103_mini: Use dts for clocks configuration

Browse source 
Convert board to use of device tree for clocks configuration.

Note: Fixed sys clock frequency that was not taking into account
systematic /2 divisor when HSI is selected as pll source.

Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
This commit is contained in:
Erwan Gouriou 2021-05-04 10:47:23 +02:00 • committed by Kumar Gala
commit 8be1244c9e
2 changed files with 19 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

18
boards/arm/stm32f103_mini/stm32f103_mini.dts
View file

@ -32,6 +32,24 @@
};
};
&clk_hsi {
status = "okay";
};
&pll {
mul = <9>;
clocks = <&clk_hsi>;
status = "okay";
};
&rcc {
clocks = <&pll>;
clock-frequency = <DT_FREQ_M(36)>;
ahb-prescaler = <1>;
apb1-prescaler = <2>;
apb2-prescaler = <1>;
};
&usart1 {
pinctrl-0 = <&usart1_tx_pa9 &usart1_rx_pa10>;
current-speed = <115200>;

13
boards/arm/stm32f103_mini/stm32f103_mini_defconfig
View file

@ -2,8 +2,6 @@
CONFIG_SOC_SERIES_STM32F1X=y
CONFIG_SOC_STM32F103XE=y
# 72MHz system clock
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=72000000
# enable uart driver
CONFIG_SERIAL=y
@ -17,14 +15,5 @@ CONFIG_PINMUX=y
# enable GPIO
CONFIG_GPIO=y
# clock configuration
# enable clocks
CONFIG_CLOCK_CONTROL=y
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
# Use the internal 8MHz clock
CONFIG_CLOCK_STM32_PLL_SRC_HSI=y
# produce 72MHz clock at PLL output
CONFIG_CLOCK_STM32_PLL_MULTIPLIER=9
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
# APB1 clock must not to exceed 36MHz limit
CONFIG_CLOCK_STM32_APB1_PRESCALER=2
CONFIG_CLOCK_STM32_APB2_PRESCALER=1