michaelh/zephyr
1
0
Fork 0
Code Releases Activity

intel_adsp: Add board definitions for adsp simulator

Browse source 
Add board definition for Intel ADSP (ACE family) simulators.

Signed-off-by: Flavio Ceolin <flavio.ceolin@intel.com>
This commit is contained in:
Flavio Ceolin 2024-08-12 14:04:15 -07:00 • committed by Anas Nashif
commit 874e4e2e19
19 changed files with 159 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

3
boards/intel/adsp/Kconfig.intel_adsp
View file

@ -5,5 +5,8 @@ config BOARD_INTEL_ADSP
select SOC_INTEL_CAVS_V25 if BOARD_INTEL_ADSP_CAVS25
select SOC_INTEL_CAVS_V25 if BOARD_INTEL_ADSP_CAVS25_TGPH
select SOC_INTEL_ACE15_MTPM if BOARD_INTEL_ADSP_ACE15_MTPM
select SOC_INTEL_ACE15_MTPM if BOARD_INTEL_ADSP_ACE15_MTPM_SIM
select SOC_INTEL_ACE20_LNL if BOARD_INTEL_ADSP_ACE20_LNL
select SOC_INTEL_ACE20_LNL if BOARD_INTEL_ADSP_ACE20_LNL_SIM
select SOC_INTEL_ACE30_PTL if BOARD_INTEL_ADSP_ACE30_PTL
select SOC_INTEL_ACE30_PTL if BOARD_INTEL_ADSP_ACE30_PTL_SIM

6
boards/intel/adsp/board.cmake
View file

@ -23,7 +23,7 @@ if(CONFIG_BOARD_INTEL_ADSP_CAVS25 OR CONFIG_BOARD_INTEL_ADSP_CAVS25_TGPH)
board_finalize_runner_args(intel_adsp)
elseif(CONFIG_BOARD_INTEL_ADSP_ACE15_MTPM)
elseif(CONFIG_BOARD_INTEL_ADSP_ACE15_MTPM OR CONFIG_BOARD_INTEL_ADSP_ACE15_MTPM_SIM)
board_set_rimage_target(mtl)
@ -31,7 +31,7 @@ elseif(CONFIG_BOARD_INTEL_ADSP_ACE15_MTPM)
board_finalize_runner_args(intel_adsp)
elseif(CONFIG_BOARD_INTEL_ADSP_ACE20_LNL)
elseif(CONFIG_BOARD_INTEL_ADSP_ACE20_LNL OR CONFIG_BOARD_INTEL_ADSP_ACE20_LNL_SIM)
set(SUPPORTED_EMU_PLATFORMS acesim)
@ -39,7 +39,7 @@ elseif(CONFIG_BOARD_INTEL_ADSP_ACE20_LNL)
set(RIMAGE_SIGN_KEY "otc_private_key_3k.pem" CACHE STRING "default in ace20_lnl/board.cmake")
elseif(CONFIG_BOARD_INTEL_ADSP_ACE30_PTL)
elseif(CONFIG_BOARD_INTEL_ADSP_ACE30_PTL OR CONFIG_BOARD_INTEL_ADSP_ACE30_PTL_SIM)
board_set_rimage_target(ptl)

6
boards/intel/adsp/board.yml
View file

@ -6,5 +6,11 @@ boards:
variants:
- name: 'tgph'
- name: ace15_mtpm
variants:
- name: 'sim'
- name: ace20_lnl
variants:
- name: 'sim'
- name: ace30_ptl
variants:
- name: 'sim'

3
boards/intel/adsp/intel_adsp_ace15_mtpm_sim.dts Normal file
View file

@ -0,0 +1,3 @@
/* SPDX-License-Identifier: Apache-2.0 */
#include "intel_adsp_ace15_mtpm.dts"

14
boards/intel/adsp/intel_adsp_ace15_mtpm_sim.yaml Normal file
View file

@ -0,0 +1,14 @@
identifier: intel_adsp/ace15_mtpm/sim
name: ACE 1.5 Meteor Lake M Audio DSP
type: sim
simulation: custom
arch: xtensa
toolchain:
- xcc
- zephyr
- xt-clang
testing:
timeout_multiplier: 4
ignore_tags:
- net
- bluetooth

15
boards/intel/adsp/intel_adsp_ace15_mtpm_sim_defconfig Normal file
View file

@ -0,0 +1,15 @@
# SPDX-License-Identifier: Apache-2.0
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_INTEL_ADSP_SIM=y
CONFIG_INTEL_ADSP_SIM_NO_SECONDARY_CORE_FLOW=y
CONFIG_GEN_ISR_TABLES=y
CONFIG_GEN_IRQ_VECTOR_TABLE=n
CONFIG_BUILD_OUTPUT_BIN=n
CONFIG_MM_DRV=y
CONFIG_CRYPTO=y
CONFIG_DCACHE_LINE_SIZE=64

3
boards/intel/adsp/intel_adsp_ace20_lnl_sim.dts Normal file
View file

@ -0,0 +1,3 @@
/* SPDX-License-Identifier: Apache-2.0 */
#include "intel_adsp_ace20_lnl.dts"

13
boards/intel/adsp/intel_adsp_ace20_lnl_sim.yaml Normal file
View file

@ -0,0 +1,13 @@
identifier: intel_adsp/ace20_lnl/sim
name: ACE 2.0 Lunar Lake Audio DSP
type: sim
simulation: custom
arch: xtensa
toolchain:
- xcc
- xt-clang
testing:
timeout_multiplier: 6
ignore_tags:
- net
- bluetooth

9
boards/intel/adsp/intel_adsp_ace20_lnl_sim_defconfig Normal file
View file

@ -0,0 +1,9 @@
# SPDX-License-Identifier: Apache-2.0
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_INTEL_ADSP_SIM=y
CONFIG_GEN_ISR_TABLES=y
CONFIG_GEN_IRQ_VECTOR_TABLE=n
CONFIG_BUILD_OUTPUT_BIN=n
CONFIG_MM_DRV=y

19
boards/intel/adsp/intel_adsp_ace30_ptl_sim.dts Normal file
View file

@ -0,0 +1,19 @@
/*
* Copyright (c) 2022 Intel Corporation
*
* SPDX-License-Identifier: Apache-2.0
*/
/dts-v1/;
#include <intel/intel_adsp_ace30_ptl.dtsi>
/ {
model = "intel_adsp_ace30_ptl_sim";
compatible = "intel";
chosen {
zephyr,sram = &sram0;
zephyr,console = &mem_window3;
};
};

12
boards/intel/adsp/intel_adsp_ace30_ptl_sim.yaml Normal file
View file

@ -0,0 +1,12 @@
identifier: intel_adsp/ace30_ptl/sim
name: ACE 3.0 Panther Lake Audio DSP
type: sim
simulation: custom
arch: xtensa
toolchain:
- xt-clang
testing:
timeout_multiplier: 8
ignore_tags:
- net
- bluetooth

15
boards/intel/adsp/intel_adsp_ace30_ptl_sim_defconfig Normal file
View file

@ -0,0 +1,15 @@
# SPDX-License-Identifier: Apache-2.0
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_INTEL_ADSP_SIM=y
CONFIG_INTEL_ADSP_SIM_NO_SECONDARY_CORE_FLOW=y
CONFIG_GEN_ISR_TABLES=y
CONFIG_GEN_IRQ_VECTOR_TABLE=n
CONFIG_BUILD_OUTPUT_BIN=n
CONFIG_DAI_SSP_HAS_POWER_CONTROL=y
CONFIG_DCACHE_LINE_SIZE=64