test: gen_isr_table: exclude NRFX_CLIC from riscv_no_direct
VPR cores CLIC supports vectored mode only and can't be disabled. Filter out `CONFIG_NRFX_CLIC` to prevent build error. Signed-off-by: Yong Cong Sin <ycsin@meta.com>
This commit is contained in:
parent
c57f9f12a2
commit
84da6c8e6c
1 changed files with 1 additions and 1 deletions
|
@ -78,7 +78,7 @@ tests:
|
|||
arch.interrupt.gen_isr_table.riscv_no_direct:
|
||||
platform_exclude: m2gl025_miv
|
||||
arch_allow: riscv
|
||||
filter: CONFIG_RISCV_PRIVILEGED
|
||||
filter: CONFIG_RISCV_PRIVILEGED and not CONFIG_NRFX_CLIC
|
||||
extra_configs:
|
||||
- CONFIG_GEN_IRQ_VECTOR_TABLE=n
|
||||
arch.interrupt.gen_isr_table.bit_shift_2nd_level:
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue