michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: st: Enable RNG for nucleo_l476rg and sensortile_box boards

Browse source 
Enable RNG for nucleo_l476rg and sensortile_box boards as well as changing
the clock source for RNG peripheral to avoid using MSI.

Signed-off-by: Ali Hozhabri <ali.hozhabri@st.com>
This commit is contained in:
Ali Hozhabri 2024-12-13 16:32:46 +01:00 • committed by Carles Cufí
commit 843f1294fc
2 changed files with 16 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

8
boards/st/nucleo_l476rg/nucleo_l476rg.dts
View file

@ -63,6 +63,7 @@
div-m = <1>;
mul-n = <20>;
div-r = <4>;
div-q = <8>;
clocks = <&clk_hsi>;
status = "okay";
};
@ -193,3 +194,10 @@ stm32_lp_tick_source: &lptim1 {
};
};
};
&rng {
/* Change clock source to avoid using MSI */
clocks = <&rcc STM32_CLOCK(AHB2, 18U)>,
<&rcc STM32_SRC_PLL_Q CLK48_SEL(2)>;
status = "okay";
};

9
boards/st/sensortile_box/sensortile_box.dts
View file

@ -72,7 +72,7 @@
div-m = <4>;
mul-n = <40>;
div-p = <7>;
div-q = <2>;
div-q = <4>;
div-r = <2>;
clocks = <&clk_hse>;
status = "okay";
@ -244,3 +244,10 @@ zephyr_udc0: &usbotg_fs {
};
};
};
&rng {
/* Change clock source to avoid using MSI */
clocks = <&rcc STM32_CLOCK(AHB2, 18U)>,
<&rcc STM32_SRC_PLL_Q CLK48_SEL(2)>;
status = "okay";
};