michaelh/zephyr
1
0
Fork 0
Code Releases Activity

dts: arm: Refactor SoC dts.fixup into arch/arm/soc

Browse source 
Move common SoC dts.fixup defines into arch/arm/soc/<SOC>/dts.fixup so
we remove duplication in the boards and only have board specific
defines in boards/arm/<FOO>/dts.fixup.

Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
This commit is contained in:
Kumar Gala 2018-02-23 10:12:35 -06:00 • committed by Kumar Gala
commit 83fa6c9554
4 changed files with 15 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
boards/arm/v2m_beetle/dts.fixup → arch/arm/soc/arm/beetle/dts.fixup
View file

@ -1,3 +1,5 @@
/* SoC level DTS fixup file */
#define CONFIG_NUM_IRQ_PRIO_BITS ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS #define CONFIG_NUM_IRQ_PRIO_BITS ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
/* CMSDK APB Timers */ /* CMSDK APB Timers */
@ -35,3 +37,5 @@
#define CMSDK_AHB_GPIO2 ARM_CMSDK_GPIO_40012000_BASE_ADDRESS_0 #define CMSDK_AHB_GPIO2 ARM_CMSDK_GPIO_40012000_BASE_ADDRESS_0
#define CMSDK_AHB_GPIO3 ARM_CMSDK_GPIO_40013000_BASE_ADDRESS_0 #define CMSDK_AHB_GPIO3 ARM_CMSDK_GPIO_40013000_BASE_ADDRESS_0
/* End of SoC Level DTS fixup file */

4
boards/arm/mps2_an385/dts.fixup → arch/arm/soc/arm/mps2/dts.fixup
View file

@ -1,3 +1,5 @@
/* SoC level DTS fixup file */
#define CONFIG_NUM_IRQ_PRIO_BITS ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS #define CONFIG_NUM_IRQ_PRIO_BITS ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
/* CMSDK APB Timers */ /* CMSDK APB Timers */
@ -62,3 +64,5 @@
#define CMSDK_AHB_GPIO3 ARM_CMSDK_GPIO_40013000_BASE_ADDRESS_0 #define CMSDK_AHB_GPIO3 ARM_CMSDK_GPIO_40013000_BASE_ADDRESS_0
#define IRQ_PORT3_ALL ARM_CMSDK_GPIO_40013000_IRQ_0 #define IRQ_PORT3_ALL ARM_CMSDK_GPIO_40013000_IRQ_0
/* End of SoC Level DTS fixup file */

3
boards/arm/efm32wg_stk3800/dts.fixup → arch/arm/soc/silabs_exx32/efm32wg/dts.fixup
View file

@ -4,9 +4,12 @@
* generated data matches the driver definitions. * generated data matches the driver definitions.
*/ */
/* SoC level DTS fixup file */
#define CONFIG_NUM_IRQ_PRIO_BITS ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS #define CONFIG_NUM_IRQ_PRIO_BITS ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define CONFIG_UART_GECKO_0_NAME SILABS_EFM32_USART_4000C000_LABEL #define CONFIG_UART_GECKO_0_NAME SILABS_EFM32_USART_4000C000_LABEL
#define CONFIG_UART_GECKO_0_BAUD_RATE SILABS_EFM32_USART_4000C000_CURRENT_SPEED #define CONFIG_UART_GECKO_0_BAUD_RATE SILABS_EFM32_USART_4000C000_CURRENT_SPEED
#define CONFIG_UART_GECKO_0_IRQ_PRI SILABS_EFM32_USART_4000C000_IRQ_0_PRIORITY #define CONFIG_UART_GECKO_0_IRQ_PRI SILABS_EFM32_USART_4000C000_IRQ_0_PRIORITY
/* End of SoC Level DTS fixup file */

4
boards/arm/qemu_cortex_m3/dts.fixup → arch/arm/soc/ti_lm3s6965/dts.fixup
View file

@ -1 +1,5 @@
/* SoC level DTS fixup file */
#define CONFIG_NUM_IRQ_PRIO_BITS ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS #define CONFIG_NUM_IRQ_PRIO_BITS ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
/* End of SoC Level DTS fixup file */