gpio: use consistent names for IRQ priority variables
Change-Id: I35ca4a13bb9dc0fd86298fa4fb17158b275dc9cc Signed-off-by: Anas Nashif <anas.nashif@intel.com>
This commit is contained in:
parent
e1fea59671
commit
82c969c8ae
8 changed files with 15 additions and 16 deletions
|
@ -282,16 +282,15 @@ int gpio_qmsi_init(struct device *port)
|
|||
CLK_PERIPH_GPIO_INTERRUPT |
|
||||
CLK_PERIPH_GPIO_DB |
|
||||
CLK_PERIPH_CLK);
|
||||
IRQ_CONNECT(QM_IRQ_GPIO_0,
|
||||
CONFIG_GPIO_QMSI_0_PRI, qm_gpio_isr_0,
|
||||
0, IOAPIC_LEVEL | IOAPIC_HIGH);
|
||||
IRQ_CONNECT(QM_IRQ_GPIO_0, CONFIG_GPIO_QMSI_0_IRQ_PRI,
|
||||
qm_gpio_isr_0, 0, IOAPIC_LEVEL | IOAPIC_HIGH);
|
||||
irq_enable(QM_IRQ_GPIO_0);
|
||||
QM_SCSS_INT->int_gpio_mask &= ~BIT(0);
|
||||
break;
|
||||
#ifdef CONFIG_GPIO_QMSI_AON
|
||||
case QM_AON_GPIO_0:
|
||||
IRQ_CONNECT(QM_IRQ_AONGPIO_0,
|
||||
CONFIG_GPIO_QMSI_AON_PRI, qm_aon_gpio_isr_0,
|
||||
CONFIG_GPIO_QMSI_AON_IRQ_PRI, qm_aon_gpio_isr_0,
|
||||
0, IOAPIC_LEVEL | IOAPIC_HIGH);
|
||||
irq_enable(QM_IRQ_AONGPIO_0);
|
||||
QM_SCSS_INT->int_aon_gpio_mask &= ~BIT(0);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue