michaelh/zephyr
1
0
Fork 0
Code Releases Activity

tests: adsp_clock: update tests

Browse source 
rename cavs_* to adsp_*

Signed-off-by: Arsen Eloglian <ArsenX.Eloglian@intel.com>
This commit is contained in:
Arsen Eloglian 2022-11-15 11:32:56 +01:00 • committed by Anas Nashif
commit 7c8264277a
5 changed files with 61 additions and 61 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/drivers/clock_control/cavs_clock/CMakeLists.txt → tests/drivers/clock_control/adsp_clock/CMakeLists.txt
View file

@ -2,6 +2,6 @@
cmake_minimum_required(VERSION 3.20.0)
find_package(Zephyr REQUIRED HINTS $ENV{ZEPHYR_BASE})
project(cavs_clock_control)
project(adsp_clock_control)
target_sources(app PRIVATE src/main.c)

0
tests/drivers/clock_control/cavs_clock/prj.conf → tests/drivers/clock_control/adsp_clock/prj.conf
View file

59
tests/drivers/clock_control/adsp_clock/src/main.c Normal file
View file

@ -0,0 +1,59 @@
/*
* Copyright (c) 2022 Intel Corporation
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/ztest.h>
#include <zephyr/drivers/clock_control/clock_control_adsp.h>
#include <zephyr/drivers/clock_control.h>
static void check_clocks(struct adsp_clock_info *clocks, uint32_t freq_idx)
{
int i;
unsigned int num_cpus = arch_num_cpus();
for (i = 0; i < num_cpus; i++) {
zassert_equal(clocks[i].current_freq, freq_idx, "");
}
}
ZTEST(adsp_clock_control, test_adsp_clock_driver)
{
struct adsp_clock_info *clocks = adsp_clocks_get();
zassert_not_null(clocks, "");
adsp_clock_set_freq(ADSP_CLOCK_FREQ_LPRO);
check_clocks(clocks, ADSP_CLOCK_FREQ_LPRO);
adsp_clock_set_freq(ADSP_CLOCK_FREQ_HPRO);
check_clocks(clocks, ADSP_CLOCK_FREQ_HPRO);
#ifdef ADSP_CLOCK_HAS_WOVCRO
adsp_clock_set_freq(ADSP_CLOCK_FREQ_WOVCRO);
check_clocks(clocks, ADSP_CLOCK_FREQ_WOVCRO);
#endif
}
ZTEST(adsp_clock_control, test_adsp_clock_control)
{
struct adsp_clock_info *clocks = adsp_clocks_get();
const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(clkctl));
zassert_not_null(clocks, "");
clock_control_set_rate(dev, NULL, (clock_control_subsys_rate_t)
ADSP_CLOCK_FREQ_LPRO);
check_clocks(clocks, ADSP_CLOCK_FREQ_LPRO);
clock_control_set_rate(dev, NULL, (clock_control_subsys_rate_t)
ADSP_CLOCK_FREQ_HPRO);
check_clocks(clocks, ADSP_CLOCK_FREQ_HPRO);
#ifdef ADSP_CLOCK_HAS_WOVCRO
clock_control_set_rate(dev, NULL, (clock_control_subsys_rate_t)
ADSP_CLOCK_FREQ_WOVCRO);
check_clocks(clocks, ADSP_CLOCK_FREQ_WOVCRO);
#endif
}
ZTEST_SUITE(adsp_clock_control, NULL, NULL, NULL, NULL, NULL);

2
tests/drivers/clock_control/cavs_clock/testcase.yaml → tests/drivers/clock_control/adsp_clock/testcase.yaml
View file

@ -1,4 +1,4 @@
tests:
drivers.clock.cavs_clock_control:
drivers.clock.adsp_clock_control:
tags: drivers clock
platform_allow: intel_adsp_cavs15 intel_adsp_cavs18 intel_adsp_cavs20 intel_adsp_cavs25

59
tests/drivers/clock_control/cavs_clock/src/main.c
View file

@ -1,59 +0,0 @@
/*
* Copyright (c) 2022 Intel Corporation
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/ztest.h>
#include <zephyr/drivers/clock_control/clock_control_adsp.h>
#include <zephyr/drivers/clock_control.h>
static void check_clocks(struct cavs_clock_info *clocks, uint32_t freq_idx)
{
int i;
unsigned int num_cpus = arch_num_cpus();
for (i = 0; i < num_cpus; i++) {
zassert_equal(clocks[i].current_freq, freq_idx, "");
}
}
ZTEST(cavs_clock_control, test_cavs_clock_driver)
{
struct cavs_clock_info *clocks = cavs_clocks_get();
zassert_not_null(clocks, "");
cavs_clock_set_freq(CAVS_CLOCK_FREQ_LPRO);
check_clocks(clocks, CAVS_CLOCK_FREQ_LPRO);
cavs_clock_set_freq(CAVS_CLOCK_FREQ_HPRO);
check_clocks(clocks, CAVS_CLOCK_FREQ_HPRO);
#ifdef CAVS_CLOCK_HAS_WOVCRO
cavs_clock_set_freq(CAVS_CLOCK_FREQ_WOVCRO);
check_clocks(clocks, CAVS_CLOCK_FREQ_WOVCRO);
#endif
}
ZTEST(cavs_clock_control, test_cavs_clock_control)
{
struct cavs_clock_info *clocks = cavs_clocks_get();
const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(clkctl));
zassert_not_null(clocks, "");
clock_control_set_rate(dev, NULL, (clock_control_subsys_rate_t)
CAVS_CLOCK_FREQ_LPRO);
check_clocks(clocks, CAVS_CLOCK_FREQ_LPRO);
clock_control_set_rate(dev, NULL, (clock_control_subsys_rate_t)
CAVS_CLOCK_FREQ_HPRO);
check_clocks(clocks, CAVS_CLOCK_FREQ_HPRO);
#ifdef CAVS_CLOCK_HAS_WOVCRO
clock_control_set_rate(dev, NULL, (clock_control_subsys_rate_t)
CAVS_CLOCK_FREQ_WOVCRO);
check_clocks(clocks, CAVS_CLOCK_FREQ_WOVCRO);
#endif
}
ZTEST_SUITE(cavs_clock_control, NULL, NULL, NULL, NULL, NULL);