michaelh/zephyr
1
0
Fork 0
Code Releases Activity

mimxrt595_evk: add i3c

Browse source 
Add i3c to device tree and the clock init to soc.c

Signed-off-by: Mike J. Chen <mjchen@google.com>
This commit is contained in:
Mike J. Chen 2023-05-04 15:15:52 -05:00 • committed by Mahesh Mahadevan
commit 7c0784db36
4 changed files with 42 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

17
boards/arm/mimxrt595_evk/mimxrt595_evk_cm33-pinctrl.dtsi
View file

@ -220,4 +220,21 @@
drive-strength = "normal";
};
};
pinmux_i3c: pinmux_i3c {
group0 {
pinmux = <I3C0_SCL_PIO2_29>,
<I3C0_SDA_PIO2_30>;
input-enable;
slew-rate = "slow";
drive-strength = "high";
};
group1 {
pinmux = <I3C0_PUR_PIO2_31>;
slew-rate = "normal";
drive-strength = "normal";
};
};
};

7
boards/arm/mimxrt595_evk/mimxrt595_evk_cm33.dts
View file

@ -528,3 +528,10 @@ zephyr_udc0: &usbhs {
pinctrl-names = "default";
status = "okay";
};
&i3c0 {
pinctrl-0 = <&pinmux_i3c>;
pinctrl-names = "default";
status = "okay";
};

13
dts/arm/nxp/nxp_rt5xx_common.dtsi
View file

@ -495,6 +495,19 @@
clock-names = "dphy", "esc", "pixel";
status = "disabled";
};
i3c0: i3c@36000 {
compatible = "nxp,mcux-i3c";
reg = <0x36000 0x1000>;
interrupts = <49 0>;
clocks = <&clkctl1 MCUX_I3C_CLK>;
clk-divider = <2>;
clk-divider-slow = <1>;
clk-divider-tc = <1>;
status = "disabled";
#address-cells = <3>;
#size-cells = <0>;
};
};
&flexspi {

5
soc/arm/nxp_imx/rt5xx/soc.c
View file

@ -302,6 +302,11 @@ static void clock_init(void)
/* Switch FLEXCOMM4 to FRO_DIV4 */
CLOCK_AttachClk(kFRO_DIV4_to_FLEXCOMM4);
#endif
#if DT_NODE_HAS_COMPAT_STATUS(DT_NODELABEL(i3c0), nxp_mcux_i3c, okay)
/* Attach main clock to I3C, divider will be set in i3c_mcux.c */
CLOCK_AttachClk(kMAIN_CLK_to_I3C_CLK);
CLOCK_AttachClk(kLPOSC_to_I3C_TC_CLK);
#endif
#if DT_NODE_HAS_COMPAT_STATUS(DT_NODELABEL(hs_spi1), nxp_lpc_spi, okay)
CLOCK_AttachClk(kFRO_DIV4_to_FLEXCOMM16);
#endif