michaelh/zephyr
1
0
Fork 0
Code Releases Activity

galileo: Use SCH GPIO driver for it's legacy bridge GPIO controller

Browse source 
Such controller offers 2 blocks (respectivelly Core Well and Resume
Well) on Quark x1000, with 2 and 6 GPIO pins to use.

Change-Id: I50075f0880bef4574e9eeb1c65602082e8da647a
Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
This commit is contained in:
Tomasz Bursztyka 2015-11-11 11:45:39 +01:00 • committed by Anas Nashif
commit 74e29ac373
2 changed files with 21 additions and 34 deletions
Download patch file Download diff file Expand all files Collapse all files

9
arch/x86/configs/galileo_defconfig
View file

@ -19,11 +19,10 @@ CONFIG_I2C_DW=y
CONFIG_I2C_DW_0=y CONFIG_I2C_DW_0=y
CONFIG_I2C_DW_0_IRQ_SHARED=y CONFIG_I2C_DW_0_IRQ_SHARED=y
CONFIG_GPIO_PCAL9535A=y CONFIG_GPIO_PCAL9535A=y
CONFIG_GPIO_MMIO=y CONFIG_GPIO_SCH=y
CONFIG_GPIO_MMIO_0=y CONFIG_GPIO_SCH_LEGACY_IO_PORTS_ACCESS=y
CONFIG_GPIO_MMIO_0_ACCESS_IO=y CONFIG_GPIO_SCH_0=y
CONFIG_GPIO_MMIO_1=y CONFIG_GPIO_SCH_1=y
CONFIG_GPIO_MMIO_1_ACCESS_IO=y
CONFIG_I2C_DW_IRQ_LEVEL_LOW=y CONFIG_I2C_DW_IRQ_LEVEL_LOW=y
CONFIG_SHARED_IRQ=y CONFIG_SHARED_IRQ=y
CONFIG_SHARED_IRQ_0_LEVEL_LOW=y CONFIG_SHARED_IRQ_0_LEVEL_LOW=y

46
arch/x86/platforms/galileo/Kconfig
View file

@ -152,11 +152,11 @@ endif
if GPIO if GPIO
config GPIO_MMIO config GPIO_SCH
def_bool y def_bool y
config GPIO_MMIO_0 config GPIO_SCH_0
def_bool y def_bool y
config GPIO_MMIO_1 config GPIO_SCH_1
def_bool y def_bool y
config GPIO_DW config GPIO_DW
@ -164,33 +164,21 @@ config GPIO_DW
config GPIO_DW_0 config GPIO_DW_0
def_bool y def_bool y
if GPIO_MMIO_0 if GPIO_SCH_0
config GPIO_MMIO_0_DEV_NAME config GPIO_SCH_0_DEV_NAME
default "GPIO_M0" default "GPIO_CW"
config GPIO_MMIO_0_CFG config GPIO_SCH_0_BASE_ADDR
default 0x0
config GPIO_MMIO_0_EN
default 0x1080 default 0x1080
config GPIO_MMIO_0_DIR config GPIO_SCH_0_BITS
default 0x1084 default 2
config GPIO_MMIO_0_INPUT
default 0x1088
config GPIO_MMIO_0_OUTPUT
default 0x1088
endif endif
if GPIO_MMIO_1 if GPIO_SCH_1
config GPIO_MMIO_1_DEV_NAME config GPIO_SCH_1_DEV_NAME
default "GPIO_M1" default "GPIO_RW"
config GPIO_MMIO_1_CFG config GPIO_SCH_1_BASE_ADDR
default 0x0
config GPIO_MMIO_1_EN
default 0x10A0 default 0x10A0
config GPIO_MMIO_1_DIR config GPIO_SCH_1_BITS
default 0x10A4 default 6
config GPIO_MMIO_1_INPUT
default 0x10A8
config GPIO_MMIO_1_OUTPUT
default 0x10A8
endif endif
if GPIO_DW if GPIO_DW
@ -238,9 +226,9 @@ config PINMUX_GALILEO_PWM0_NAME
config PINMUX_GALILEO_GPIO_DW_NAME config PINMUX_GALILEO_GPIO_DW_NAME
default GPIO_DW_0_NAME default GPIO_DW_0_NAME
config PINMUX_GALILEO_GPIO_INTEL_CW_NAME config PINMUX_GALILEO_GPIO_INTEL_CW_NAME
default GPIO_MMIO_0_DEV_NAME default GPIO_SCH_0_DEV_NAME
config PINMUX_GALILEO_GPIO_INTEL_RW_NAME config PINMUX_GALILEO_GPIO_INTEL_RW_NAME
default GPIO_MMIO_1_DEV_NAME default GPIO_SCH_1_DEV_NAME
endif endif
if PWM if PWM