michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers: led_strip: add ws2812 defaults for nRF5 devices

Browse source 
Define a SPI baud rate, as well as WS2812_STRIP_ONE_FRAME and
WS2812_STRIP_ZERO_FRAME values, that work for nRF5 devices.

Signed-off-by: Marti Bolivar <marti@opensourcefoundries.com>
This commit is contained in:
Marti Bolivar 2018-02-21 10:28:29 -05:00 • committed by Carles Cufí
commit 7439367b2e
1 changed files with 3 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
drivers/led_strip/Kconfig.ws2812
View file

@ -50,6 +50,7 @@ config WS2812_STRIP_SPI_DEV_NAME
config WS2812_STRIP_SPI_BAUD_RATE config WS2812_STRIP_SPI_BAUD_RATE
int "Baud rate to use to drive LED strip" int "Baud rate to use to drive LED strip"
default 5250000 if SOC_SERIES_STM32F4X default 5250000 if SOC_SERIES_STM32F4X
default 4000000 if SOC_FAMILY_NRF
help help
SPI clock rate, in Hz, to use while driving the strip. SPI clock rate, in Hz, to use while driving the strip.
The baud rate must be chosen carefully together with the The baud rate must be chosen carefully together with the
@ -60,6 +61,7 @@ config WS2812_STRIP_SPI_BAUD_RATE
config WS2812_STRIP_ONE_FRAME config WS2812_STRIP_ONE_FRAME
hex "SPI frame to shift out to signal a one bit" hex "SPI frame to shift out to signal a one bit"
default 0x7c if SOC_SERIES_STM32F4X default 0x7c if SOC_SERIES_STM32F4X
default 0x70 if SOC_FAMILY_NRF
help help
When shifted out at the configured clock frequency, When shifted out at the configured clock frequency,
this must generate a pulse whose width fits within the chipset this must generate a pulse whose width fits within the chipset
@ -71,6 +73,7 @@ config WS2812_STRIP_ONE_FRAME
config WS2812_STRIP_ZERO_FRAME config WS2812_STRIP_ZERO_FRAME
hex "SPI frame to shift out to signal a zero bit" hex "SPI frame to shift out to signal a zero bit"
default 0x60 if SOC_SERIES_STM32F4X default 0x60 if SOC_SERIES_STM32F4X
default 0x40 if SOC_FAMILY_NRF
help help
When shifted out at the configured clock frequency, When shifted out at the configured clock frequency,
this must generate a pulse whose width fits within the chipset this must generate a pulse whose width fits within the chipset