michaelh/zephyr
1
0
Fork 0
Code Releases Activity

arm: Replace references to BSP with platform

Browse source 
Removes references to obsolete BSP terminology.  Where appropriate, replaces it
with platform terminology.

Change-Id: I26c199c50fefc9729ec07c48083bedc86890cc89
Signed-off-by: Peter Mitsis <peter.mitsis@windriver.com>
This commit is contained in:
Peter Mitsis 2015-07-27 12:09:43 -04:00 • committed by Anas Nashif
commit 7175ec33a2
11 changed files with 27 additions and 27 deletions
Download patch file Download diff file Expand all files Collapse all files

12
arch/arm/core/cortex_m/Kconfig
View file

@ -1,4 +1,4 @@
# Kconfig - ARM BSP CortexM configuration options
# Kconfig - ARM CortexM platform configuration options
#
# Copyright (c) 2014-2015 Wind River Systems, Inc.
@ -64,7 +64,7 @@ config DATA_ENDIANNESS_LITTLE
default y
help
This is driven by the processor implementation, since it is fixed in
hardware. The BSP should set this value to 'n' if the data is
hardware. The platform should set this value to 'n' if the data is
implemented as big endian.
config STACK_ALIGN_DOUBLE_WORD
@ -86,12 +86,12 @@ config STACK_GROWS_DOWN
config NUM_IRQ_PRIO_BITS
int
#hidden option, implemented by BSP
#hidden option, implemented by platform
help
Cortex-M chips can implement up to 8 bits of interrupt priorities,
for a maximum of 256 priorities. Most chips implement fewer than 8.
The BSP must define the correct value.
The platform must define the correct value.
config RUNTIME_NMI
bool
@ -184,7 +184,7 @@ config SW_ISR_TABLE_STATIC_CUSTOM
depends on SW_ISR_TABLE && !SW_ISR_TABLE_DYNAMIC
default n
help
Projects, not the BSP, provide a software table of ISR and their
Projects, not the platform, provide a software table of ISR and their
parameters. The table is static, and thus ISRs cannot be connected
at runtime.
@ -194,7 +194,7 @@ config IRQ_VECTOR_TABLE_CUSTOM
depends on !SW_ISR_TABLE
default n
help
Projects, not the BSP, provide the IRQ part of the vector table.
Projects, not the platform, provide the IRQ part of the vector table.
This is the table of interrupt handlers with the best potential
performance, but is the less flexible.

10
arch/arm/core/cortex_m/nmi.c
View file

@ -72,8 +72,8 @@ static void _DefaultHandler(void)
*
* @brief Install default runtime NMI handler
*
* Meant to be called by BSP code if they want to install a simple NMI handler
* that reboots the target. It should be installed after the console is
* Meant to be called by platform code if they want to install a simple NMI
* handler that reboots the target. It should be installed after the console is
* initialized.
*
* @return N/A
@ -88,9 +88,9 @@ void _NmiInit(void)
*
* @brief Install a custom runtime NMI handler
*
* Meant to be called by BSP code if they want to install a custom NMI handler
* that reboots. It should be installed after the console is initialized if it is
* meant to output to the console.
* Meant to be called by platform code if they want to install a custom NMI
* handler that reboots. It should be installed after the console is
* initialized if it is meant to output to the console.
*
* @return N/A
*/

2
arch/arm/core/sys_fatal_error_handler.c
View file

@ -32,7 +32,7 @@
/*
DESCRIPTION
This module provides the _SysFatalErrorHandler() routine for Cortex-M BSPs.
This module provides the _SysFatalErrorHandler() routine for Cortex-M platforms.
*/
#include <nanokernel.h>