michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers/clock_control: stm32u5: Don't disable other clocks

Browse source 
Don't disable other clocks after a clock is configured.
This should be left to the API.

Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
This commit is contained in:
Erwan Gouriou 2022-03-04 10:43:40 +01:00 • committed by Carles Cufí
commit 7175da2645
1 changed files with 0 additions and 29 deletions
Download patch file Download diff file Expand all files Collapse all files

29
drivers/clock_control/clock_stm32_ll_u5.c
View file

@ -308,19 +308,9 @@ void config_src_sysclk_pll(LL_UTILS_ClkInitTypeDef s_ClkInitStruct)
/* Switch to PLL with MSI as clock source */ /* Switch to PLL with MSI as clock source */
LL_PLL_ConfigSystemClock_MSI(&s_PLLInitStruct, &s_ClkInitStruct); LL_PLL_ConfigSystemClock_MSI(&s_PLLInitStruct, &s_ClkInitStruct);
/* Disable other clocks */
LL_RCC_HSI_Disable();
LL_RCC_HSE_Disable();
} else if (IS_ENABLED(STM32_PLL_SRC_HSI)) { } else if (IS_ENABLED(STM32_PLL_SRC_HSI)) {
/* Switch to PLL with HSI as clock source */ /* Switch to PLL with HSI as clock source */
LL_PLL_ConfigSystemClock_HSI(&s_PLLInitStruct, &s_ClkInitStruct); LL_PLL_ConfigSystemClock_HSI(&s_PLLInitStruct, &s_ClkInitStruct);
/* Disable other clocks */
LL_RCC_HSE_Disable();
LL_RCC_MSIS_Disable();
} else if (IS_ENABLED(STM32_PLL_SRC_HSE)) { } else if (IS_ENABLED(STM32_PLL_SRC_HSE)) {
int hse_bypass; int hse_bypass;
@ -335,10 +325,6 @@ void config_src_sysclk_pll(LL_UTILS_ClkInitTypeDef s_ClkInitStruct)
hse_bypass, hse_bypass,
&s_PLLInitStruct, &s_PLLInitStruct,
&s_ClkInitStruct); &s_ClkInitStruct);
/* Disable other clocks */
LL_RCC_HSI_Disable();
LL_RCC_MSIS_Disable();
} }
#endif /* STM32_SYSCLK_SRC_PLL */ #endif /* STM32_SYSCLK_SRC_PLL */
@ -396,11 +382,6 @@ void config_src_sysclk_hse(LL_UTILS_ClkInitTypeDef s_ClkInitStruct)
LL_SetFlashLatency(new_hclk_freq); LL_SetFlashLatency(new_hclk_freq);
} }
/* Disable other clocks */
LL_RCC_HSI_Disable();
LL_RCC_MSIS_Disable();
LL_RCC_PLL1_Disable();
#endif /* STM32_SYSCLK_SRC_HSE */ #endif /* STM32_SYSCLK_SRC_HSE */
} }
@ -444,11 +425,6 @@ void config_src_sysclk_msis(LL_UTILS_ClkInitTypeDef s_ClkInitStruct)
LL_SetFlashLatency(new_hclk_freq); LL_SetFlashLatency(new_hclk_freq);
} }
/* Disable other clocks */
LL_RCC_HSE_Disable();
LL_RCC_HSI_Disable();
LL_RCC_PLL1_Disable();
#endif /* STM32_SYSCLK_SRC_MSIS */ #endif /* STM32_SYSCLK_SRC_MSIS */
} }
@ -465,11 +441,6 @@ void config_src_sysclk_hsi(LL_UTILS_ClkInitTypeDef s_ClkInitStruct)
/* HSI used as SYSCLK, set latency to 0 */ /* HSI used as SYSCLK, set latency to 0 */
LL_FLASH_SetLatency(LL_FLASH_LATENCY_0); LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
/* Disable other clocks */
LL_RCC_HSE_Disable();
LL_RCC_MSIS_Disable();
LL_RCC_PLL1_Disable();
#endif /* STM32_SYSCLK_SRC_HSI */ #endif /* STM32_SYSCLK_SRC_HSI */
} }