michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: adi_sdp_k1: Add SDP-120 pin connector mapping for SDP-K1

Browse source 
Map all available signals wired to SDP-120 connector.

Signed-off-by: Stoyan Bogdanov <sbogdanov@baylibre.com>
This commit is contained in:
Stoyan Bogdanov 2024-02-28 14:48:05 +02:00 • committed by Carles Cufí
commit 6f06b3c794
2 changed files with 119 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

118
boards/adi/sdp_k1/adi_sdp_120pin_connector.dtsi Normal file
View file

@ -0,0 +1,118 @@
/*
* Copyright (c) 2024 Analog Devices Inc.
* Copyright (c) 2024 Baylibre, SAS
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <dt-bindings/gpio/adi-sdp-120.h>
/ {
sdp_k1_120_hdr: connector {
compatible = "adi,sdp-120";
#gpio-cells = <2>;
gpio-map-mask = <0xffffffff 0xffffffc0>;
gpio-map-pass-thru = <0 0x3f>;
gpio-map =
/* pin map */ /* sdp-120 */
<32 0 &gpiof 7 0>, /* SPI_D2 */
<33 0 &gpiod 13 0>, /* SPI_D3 */
<34 0 &gpioc 11 0>, /* SERIAL_INT */
<36 0 &gpioc 6 0>, /* SPI_SEL_B_N */
<37 0 &gpioc 7 0>, /* SPI_SEL_C_N */
<38 0 &gpiof 6 0>, /* SPI_SEL1/SPI_SS_N */
<42 0 &gpioj 0 0>, /* GPIO0 */
<43 0 &gpioj 3 0>, /* GPIO2 */
<44 0 &gpioj 5 0>, /* GPIO4 */
<46 0 &gpioj 13 0>, /* GPIO6 */
/* TIMER A */
<47 0 &gpiob 14 0>, /* TMR_A */
<58 0 &gpiod 6 0>, /* UART2_RX */
<61 0 &gpiod 5 0>, /* UART2_TX */
/* TIMER D */
<71 0 &gpioc 8 0>, /* TMR_D */
/* TIMER B */
<72 0 &gpioe 6 0>, /* TMR_B */
<73 0 &gpioj 14 0>, /* GPIO7 */
<75 0 &gpioj 12 0>, /* GPIO5 */
<76 0 &gpioj 4 0>, /* GPIO3 */
<77 0 &gpioj 1 0>, /* GPIO1 */
/* I2C3 */
<78 0 &gpioh 7 0>, /* SCL_0 */
<79 0 &gpioc 9 0>, /* SDA_0 */
/* SPI5 */
<81 0 &gpioh 6 0>, /* SPI_CLK - spi5_sck_ph6 */
<82 0 &gpiof 8 0>, /* SPI_MISO - spi5_miso_pf8 */
<83 0 &gpiof 9 0>, /* SPI_MOSI - spi5_mosi_pf9 */
<84 0 &gpiob 6 0>, /* SPI_SEL_A_N - could be PB6 or PB9 */
/* SPORT - no driver yet */
<86 0 &gpiog 13 0>, /* SPORT_TSCLK */
<87 0 &gpiog 14 0>, /* SPORT_DT0 */
<88 0 &gpioa 8 0>, /* SPORT_TFS */
<89 0 &gpioe 4 0>, /* SPORT_RFS */
<90 0 &gpioe 5 0>, /* SPORT_DR0 */
<91 0 &gpioe 2 0>; /* SPORT_RSCLK */
};
pmod_spi {
compatible = "digilent,pmod";
#gpio-cells = <2>;
gpio-map-mask = <0xffffffff 0xffffffc0>;
gpio-map-pass-thru = <0 0x3f>;
gpio-map = <0 0 &sdp_k1_120_hdr SDP_120_SPI_SEL_A_N 0>, // IO1
<1 0 &sdp_k1_120_hdr SDP_120_SPI_MISO 0>, // IO2
<2 0 &sdp_k1_120_hdr SDP_120_SPI_MOSI 0>, // IO3
<3 0 &sdp_k1_120_hdr SDP_120_SPI_CLK 0>, // IO4
<4 0 &sdp_k1_120_hdr SDP_120_SERIAL_INT 0>, // IO5
<5 0 &sdp_k1_120_hdr SDP_120_GPIO5 0>, // IO6
<6 0 &sdp_k1_120_hdr SDP_120_GPIO6 0>, // IO7
<7 0 &sdp_k1_120_hdr SDP_120_GPIO7 0>; // IO8
status = "disabled";
};
pmod_usart {
compatible = "digilent,pmod";
#gpio-cells = <2>;
gpio-map-mask = <0xffffffff 0xffffffc0>;
gpio-map-pass-thru = <0 0x3f>;
gpio-map = <0 0 &sdp_k1_120_hdr SDP_120_GPIO0 0>, // IO1
<1 0 &sdp_k1_120_hdr SDP_120_UART_TX 0>, // IO2
<2 0 &sdp_k1_120_hdr SDP_120_UART_RX 0>, // IO3
<3 0 &sdp_k1_120_hdr SDP_120_GPIO3 0>, // IO4
<4 0 &sdp_k1_120_hdr SDP_120_SERIAL_INT 0>, // IO5
<5 0 &sdp_k1_120_hdr SDP_120_GPIO5 0>, // IO6
<6 0 &sdp_k1_120_hdr SDP_120_GPIO6 0>, // IO7
<7 0 &sdp_k1_120_hdr SDP_120_GPIO7 0>; // IO8
status = "disabled";
};
};
/*
* Note from sdp-k1 schematic for overlapping signals
*
* NOTE: SOME OF THE SPI & QUADSPI SIGNALS ON THE SDP
* CONNECTOR ON PAGE 9 ARE ROUTED TO MULTIPLE PINS ON THE
* STM32F469. TAKE CARE NOT TO ENABLE SPI AND QUADSPI ON
* THE SDP CONNECTOR SIMULTANEOUSLY.
*/
sdp_spi: &spi5 {
pinctrl-0 = <&spi5_sck_ph6 &spi5_miso_pf8 &spi5_mosi_pf9>;
pinctrl-names = "default";
cs-gpios = <&sdp_k1_120_hdr SDP_120_SPI_SEL_A_N (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
status = "okay";
};
sdp_i2c: &i2c3 { };
sdp_serial: &usart2{ };

1
boards/adi/sdp_k1/adi_sdp_k1.dts
View file

@ -8,6 +8,7 @@
#include <st/f4/stm32f469Xi.dtsi>
#include <st/f4/stm32f469nihx-pinctrl.dtsi>
#include "arduino_r3_connector.dtsi"
#include "adi_sdp_120pin_connector.dtsi"
/ {
model = "Analog Devices Inc. SDP-K1 board";