dts: update mermory regions for nrf chips
According to nrf51 and nrf52 specifaction every peripheral is assigned a fixed block of 0x1000 bytes. Due to that dts for nrf51 and nrf52 chips have been updated. The only exception is gpio for nrf52840 where gpio0 and gpio1 share the same memory regions. For this reason, the definition of gpio for nrf52840 is different from the others. Signed-off-by: Jakub Rzeszutko <jakub.rzeszutko@nordicsemi.no>
This commit is contained in:
parent
933acfef43
commit
6e861e1947
4 changed files with 7 additions and 9 deletions
|
@ -17,7 +17,7 @@
|
|||
|
||||
flash-controller@4001E000 {
|
||||
compatible = "nordic,nrf52-flash-controller";
|
||||
reg = <0x4001E000 0x550>;
|
||||
reg = <0x4001E000 0x1000>;
|
||||
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
@ -90,8 +90,7 @@
|
|||
gpio0: gpio@50000000 {
|
||||
compatible = "nordic,nrf-gpio";
|
||||
gpio-controller;
|
||||
reg = <0x50000000 0x200
|
||||
0x50000500 0x300>;
|
||||
reg = <0x50000000 0x1000>;
|
||||
#gpio-cells = <2>;
|
||||
label = "GPIO_0";
|
||||
status = "disabled";
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue