michaelh/zephyr
1
0
Fork 0
Code Releases Activity

tests: drivers: adc_dma: wrap nxp specifc functionality

Browse source 
This test contained NXP specific functions, for example
the counter trigger, which is not required for all ADC DMA implementations.

Also moved NXP specific kconfigs to appropriate board files

Signed-off-by: Hein Wessels <heinwessels93@gmail.com>
This commit is contained in:
Hein Wessels 2023-01-24 10:46:21 +01:00 • committed by Carles Cufí
commit 6e21ebf2e0
4 changed files with 25 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

3
tests/drivers/adc/adc_dma/boards/frdm_k64f.conf
View file

@ -5,3 +5,6 @@
#
CONFIG_ADC_MCUX_ADC16_ENABLE_EDMA=y
CONFIG_ADC_MCUX_ADC16_HW_TRIGGER=y
CONFIG_COUNTER=y
CONFIG_ADC_ASYNC=y

3
tests/drivers/adc/adc_dma/boards/frdm_k82f.conf
View file

@ -5,3 +5,6 @@
#
CONFIG_ADC_MCUX_ADC16_ENABLE_EDMA=y
CONFIG_ADC_MCUX_ADC16_HW_TRIGGER=y
CONFIG_COUNTER=y
CONFIG_ADC_ASYNC=y

3
tests/drivers/adc/adc_dma/prj.conf
View file

@ -2,10 +2,7 @@ CONFIG_ZTEST=y
CONFIG_ZTEST_NEW_API=y
CONFIG_ADC=y
CONFIG_ADC_ASYNC=y
CONFIG_ADC_LOG_LEVEL_INF=y
CONFIG_HEAP_MEM_POOL_SIZE=1024
CONFIG_TEST_USERSPACE=y
CONFIG_DMA=y
CONFIG_COUNTER=y
CONFIG_ADC_MCUX_ADC16_HW_TRIGGER=y

24
tests/drivers/adc/adc_dma/src/test_adc.c
View file

@ -21,6 +21,8 @@
#define ADC_REFERENCE ADC_REF_INTERNAL
#define ADC_ACQUISITION_TIME ADC_ACQ_TIME_DEFAULT
#define ADC_1ST_CHANNEL_ID 26
#define COUNTER_NODE_NAME pit0
#define HW_TRIGGER_INTERVAL (2U)
#elif defined(CONFIG_BOARD_FRDM_K82F)
@ -30,15 +32,19 @@
#define ADC_REFERENCE ADC_REF_INTERNAL
#define ADC_ACQUISITION_TIME ADC_ACQ_TIME_DEFAULT
#define ADC_1ST_CHANNEL_ID 26
#define COUNTER_NODE_NAME pit0
#define HW_TRIGGER_INTERVAL (2U)
#endif
#define HW_TRIGGER_INTERVAL (2U)
/* for DMA HW trigger interval need large than HW trigger interval*/
#define SAMPLE_INTERVAL_US (10000U)
#define BUFFER_SIZE 24
#ifndef ALIGNMENT
#define ALIGNMENT DMA_BUF_ADDR_ALIGNMENT(DT_NODELABEL(test_dma))
#endif
static ZTEST_BMEM __aligned(ALIGNMENT) int16_t m_sample_buffer[BUFFER_SIZE];
static ZTEST_BMEM __aligned(ALIGNMENT) int16_t m_sample_buffer2[2][BUFFER_SIZE];
static int current_buf_inx;
@ -78,6 +84,7 @@ const struct device *get_adc_device(void)
const struct device *get_count_device(void)
{
#if defined(COUNTER_NODE_NAME)
const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(pit0));
if (!device_is_ready(dev)) {
@ -86,12 +93,16 @@ const struct device *get_count_device(void)
}
return dev;
#else
return NULL;
#endif
}
static void init_pit(void)
#if defined(COUNTER_NODE_NAME)
static void init_counter(void)
{
int err;
const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(pit0));
const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(COUNTER_NODE_NAME));
struct counter_top_cfg top_cfg = { .callback = NULL,
.user_data = NULL,
.flags = 0 };
@ -104,6 +115,7 @@ static void init_pit(void)
zassert_equal(0, err, "%s: Counter failed to set top value (err: %d)",
dev->name, err);
}
#endif
static const struct device *init_adc(void)
{
@ -126,7 +138,9 @@ static const struct device *init_adc(void)
(void)memset(m_sample_buffer, 0, sizeof(m_sample_buffer));
init_pit();
#if defined(COUNTER_NODE_NAME)
init_counter();
#endif
return adc_dev;
}
@ -245,7 +259,7 @@ static int test_task_asynchronous_call(void)
const struct adc_sequence_options options = {
.extra_samplings = 4,
/* Start consecutive samplings as fast as possible. */
.interval_us = HW_TRIGGER_INTERVAL,
.interval_us = 0,
};
const struct adc_sequence sequence = {
.options = &options,