michaelh/zephyr
1
0
Fork 0
Code Releases Activity

Revert "soc: riscv-privileged: support SoCs without reset vector"

Browse source 
This reverts commit 75f5d98002.

Signed-off-by: Yong Cong Sin <ycsin@meta.com>
This commit is contained in:
Yong Cong Sin 2024-06-28 13:47:31 +08:00 • committed by Alberto Escolar
commit 6de21fc1d2
1 changed files with 0 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

5
soc/common/riscv-privileged/vector.S
View file

@ -103,10 +103,5 @@ SECTION_FUNC(vectors, __start)
#endif /* CONFIG_RISCV_VECTORED_MODE */
#if CONFIG_INCLUDE_RESET_VECTOR
/* Jump to __reset */
tail __reset
#else
/* Jump to __initialize */
tail __initialize
#endif