drivers: pinctrl: gd32: do not disable clock
Disabling clock may conflict with concurrent usage of GPIOs and pins in AF mode. This can be improved once a proper clock control API is in place. Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
This commit is contained in:
parent
38d583bbf4
commit
6adda40775
2 changed files with 0 additions and 4 deletions
|
@ -94,8 +94,6 @@ static void pinctrl_configure_pin(pinctrl_soc_pin_t pin)
|
||||||
gpio_mode_set(port, mode, GD32_PUPD_GET(pin), pin_num);
|
gpio_mode_set(port, mode, GD32_PUPD_GET(pin), pin_num);
|
||||||
gpio_output_options_set(port, GD32_OTYPE_GET(pin),
|
gpio_output_options_set(port, GD32_OTYPE_GET(pin),
|
||||||
GD32_OSPEED_GET(pin), pin_num);
|
GD32_OSPEED_GET(pin), pin_num);
|
||||||
|
|
||||||
rcu_periph_clock_disable(rcu);
|
|
||||||
}
|
}
|
||||||
|
|
||||||
int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
|
int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
|
||||||
|
|
|
@ -164,8 +164,6 @@ static void configure_pin(pinctrl_soc_pin_t pin)
|
||||||
}
|
}
|
||||||
|
|
||||||
*reg = reg_val;
|
*reg = reg_val;
|
||||||
|
|
||||||
rcu_periph_clock_disable(rcu);
|
|
||||||
}
|
}
|
||||||
|
|
||||||
/**
|
/**
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue