boards: fvp_baser_armv8r: add missing SMP variant
ARMFVP configuration was not defined for SMP variants leading to test failure. Signed-off-by: Wilfried Chauveau <wilfried.chauveau@arm.com>
This commit is contained in:
parent
bd3a2f5bd1
commit
6a8fcdaf21
1 changed files with 4 additions and 2 deletions
|
@ -5,7 +5,8 @@ set(SUPPORTED_EMU_PLATFORMS armfvp)
|
||||||
set(ARMFVP_BIN_NAME FVP_BaseR_AEMv8R)
|
set(ARMFVP_BIN_NAME FVP_BaseR_AEMv8R)
|
||||||
set(ARMFVP_MIN_VERSION 11.16.16)
|
set(ARMFVP_MIN_VERSION 11.16.16)
|
||||||
|
|
||||||
if(CONFIG_BOARD_FVP_BASER_AEMV8R_FVP_AEMV8R_AARCH64)
|
if(CONFIG_BOARD_FVP_BASER_AEMV8R_FVP_AEMV8R_AARCH64 OR
|
||||||
|
CONFIG_BOARD_FVP_BASER_AEMV8R_FVP_AEMV8R_AARCH64_SMP)
|
||||||
set(ARMFVP_FLAGS
|
set(ARMFVP_FLAGS
|
||||||
-C cluster0.has_aarch64=1
|
-C cluster0.has_aarch64=1
|
||||||
-C cluster0.VMSA_supported=0
|
-C cluster0.VMSA_supported=0
|
||||||
|
@ -38,7 +39,8 @@ if(CONFIG_BOARD_FVP_BASER_AEMV8R_FVP_AEMV8R_AARCH64)
|
||||||
-C bp.vis.rate_limit-enable=0
|
-C bp.vis.rate_limit-enable=0
|
||||||
-C cache_state_modelled=1
|
-C cache_state_modelled=1
|
||||||
)
|
)
|
||||||
elseif(CONFIG_BOARD_FVP_BASER_AEMV8R_FVP_AEMV8R_AARCH32)
|
elseif(CONFIG_BOARD_FVP_BASER_AEMV8R_FVP_AEMV8R_AARCH32 OR
|
||||||
|
CONFIG_BOARD_FVP_BASER_AEMV8R_FVP_AEMV8R_AARCH32_SMP)
|
||||||
set(ARMFVP_FLAGS
|
set(ARMFVP_FLAGS
|
||||||
-C cluster0.has_aarch64=0
|
-C cluster0.has_aarch64=0
|
||||||
-C cluster0.VMSA_supported=0
|
-C cluster0.VMSA_supported=0
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue