soc: esp32: update clock configuration calls
Removed duplicated calls in clock subsystems. Move proper includes to soc specific. Signed-off-by: Sylvio Alves <sylvio.alves@espressif.com>
This commit is contained in:
parent
a627666e06
commit
69311ccc3d
6 changed files with 6 additions and 22 deletions
|
@ -84,15 +84,6 @@ static void esp_clk_bbpll_enable(void)
|
|||
REGI2C_WRITE(I2C_BBPLL, I2C_BBPLL_BBADC_CAL_7_0, BBPLL_BBADC_CAL_7_0_VAL);
|
||||
}
|
||||
|
||||
void IRAM_ATTR ets_update_cpu_frequency(uint32_t ticks_per_us)
|
||||
{
|
||||
/* Update scale factors used by ets_delay_us */
|
||||
esp_rom_g_ticks_per_us_pro = ticks_per_us;
|
||||
#if defined(CONFIG_SMP)
|
||||
esp_rom_g_ticks_per_us_app = ticks_per_us;
|
||||
#endif
|
||||
}
|
||||
|
||||
static void esp_clk_wait_for_slow_cycle(void)
|
||||
{
|
||||
REG_CLR_BIT(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_START_CYCLING | TIMG_RTC_CALI_START);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue