michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers/gpio/gpio_dw: remove support for legacy PCI interface

Browse source 
Only Quark SoCs used this IP block hanging off a PCI bus, and the PCI
support is written for the deprecated legacy PCI subsystem, so remove.

Signed-off-by: Charles E. Youse <charles.youse@intel.com>
This commit is contained in:
Charles E. Youse 2019-08-22 21:08:29 -07:00 • committed by Anas Nashif
commit 68f45fd6d4
2 changed files with 0 additions and 75 deletions
Download patch file Download diff file Expand all files Collapse all files

66
drivers/gpio/gpio_dw.c
View file

@ -399,42 +399,12 @@ static const struct gpio_driver_api api_funcs = {
.disable_callback = gpio_dw_disable_callback,
};
#ifdef CONFIG_PCI
static inline int gpio_dw_setup(struct device *dev)
{
struct gpio_dw_runtime *context = dev->driver_data;
pci_bus_scan_init();
if (!pci_bus_scan(&context->pci_dev)) {
return 0;
}
#ifdef CONFIG_PCI_ENUMERATION
context->base_addr = context->pci_dev.addr;
#endif
pci_enable_regs(&context->pci_dev);
pci_show(&context->pci_dev);
return 1;
}
#else
#define gpio_dw_setup(_unused_) (1)
#endif /* CONFIG_PCI */
static int gpio_dw_initialize(struct device *port)
{
struct gpio_dw_runtime *context = port->driver_data;
const struct gpio_dw_config *config = port->config->config_info;
u32_t base_addr;
if (!gpio_dw_setup(port)) {
port->driver_api = NULL;
return -EPERM;
}
if (dw_interrupt_support(config)) {
base_addr = dw_base_to_block_base(context->base_addr);
@ -477,15 +447,6 @@ static const struct gpio_dw_config gpio_config_0 = {
static struct gpio_dw_runtime gpio_0_runtime = {
.base_addr = DT_GPIO_DW_0_BASE_ADDR,
#if CONFIG_PCI
.pci_dev.class_type = GPIO_DW_PCI_CLASS,
.pci_dev.bus = GPIO_DW_0_PCI_BUS,
.pci_dev.dev = GPIO_DW_0_PCI_DEV,
.pci_dev.vendor_id = GPIO_DW_PCI_VENDOR_ID,
.pci_dev.device_id = GPIO_DW_PCI_DEVICE_ID,
.pci_dev.function = GPIO_DW_0_PCI_FUNCTION,
.pci_dev.bar = GPIO_DW_0_PCI_BAR,
#endif
};
#ifdef CONFIG_DEVICE_POWER_MANAGEMENT
@ -546,15 +507,6 @@ static const struct gpio_dw_config gpio_dw_config_1 = {
static struct gpio_dw_runtime gpio_1_runtime = {
.base_addr = DT_GPIO_DW_1_BASE_ADDR,
#if CONFIG_PCI
.pci_dev.class_type = GPIO_DW_PCI_CLASS,
.pci_dev.bus = GPIO_DW_1_PCI_BUS,
.pci_dev.dev = GPIO_DW_1_PCI_DEV,
.pci_dev.vendor_id = GPIO_DW_PCI_VENDOR_ID,
.pci_dev.device_id = GPIO_DW_PCI_DEVICE_ID,
.pci_dev.function = GPIO_DW_1_PCI_FUNCTION,
.pci_dev.bar = GPIO_DW_1_PCI_BAR,
#endif
};
#ifdef CONFIG_DEVICE_POWER_MANAGEMENT
@ -613,15 +565,6 @@ static const struct gpio_dw_config gpio_dw_config_2 = {
static struct gpio_dw_runtime gpio_2_runtime = {
.base_addr = DT_GPIO_DW_2_BASE_ADDR,
#if CONFIG_PCI
.pci_dev.class_type = GPIO_DW_PCI_CLASS,
.pci_dev.bus = GPIO_DW_2_PCI_BUS,
.pci_dev.dev = GPIO_DW_2_PCI_DEV,
.pci_dev.vendor_id = GPIO_DW_PCI_VENDOR_ID,
.pci_dev.device_id = GPIO_DW_PCI_DEVICE_ID,
.pci_dev.function = GPIO_DW_2_PCI_FUNCTION,
.pci_dev.bar = GPIO_DW_2_PCI_BAR,
#endif
};
#ifdef CONFIG_DEVICE_POWER_MANAGEMENT
@ -680,15 +623,6 @@ static const struct gpio_dw_config gpio_dw_config_3 = {
static struct gpio_dw_runtime gpio_3_runtime = {
.base_addr = DT_GPIO_DW_3_BASE_ADDR,
#if CONFIG_PCI
.pci_dev.class_type = GPIO_DW_PCI_CLASS,
.pci_dev.bus = GPIO_DW_3_PCI_BUS,
.pci_dev.dev = GPIO_DW_3_PCI_DEV,
.pci_dev.vendor_id = GPIO_DW_PCI_VENDOR_ID,
.pci_dev.device_id = GPIO_DW_PCI_DEVICE_ID,
.pci_dev.function = GPIO_DW_3_PCI_FUNCTION,
.pci_dev.bar = GPIO_DW_3_PCI_BAR,
#endif
};
#ifdef CONFIG_DEVICE_POWER_MANAGEMENT

9
drivers/gpio/gpio_dw.h
View file

@ -11,11 +11,6 @@
#include <drivers/gpio.h>
#include "gpio_dw_registers.h"
#ifdef CONFIG_PCI
#include <pci/pci.h>
#include <pci/pci_mgr.h>
#endif /* CONFIG_PCI */
#ifdef __cplusplus
extern "C" {
#endif
@ -38,10 +33,6 @@ struct gpio_dw_config {
struct gpio_dw_runtime {
u32_t base_addr;
#ifdef CONFIG_PCI
struct pci_dev_info pci_dev;
#endif /* CONFIG_PCI */
#ifdef CONFIG_GPIO_DW_CLOCK_GATE
struct device *clock;
#endif